Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1995-11-21
1998-04-07
Ngo, Ngan V.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257321, H01L 29788
Patent
active
057367647
ABSTRACT:
A P-channel single-poly EPROM cell has P+ source and P+ drain regions, and a channel extending therebetween, formed in an N-type well. A thin layer of tunnel oxide is provided over the channel and, in some embodiments, over significant portions of P+ source and P+ drain regions. A poly-silicon floating gate overlies the tunnel oxide. A P diffusion region is formed in a portion of the N-well underlying the floating gate and is thereby capacitively coupled to the floating gate. In this manner, the P diffusion region serves as a control gate for the memory cell. Programming is accomplished by coupling a sufficient voltage to the floating gate via the control gate while biasing the source and drain regions to cause the hot injection of electrons from the N-well/drain junction to the floating gate, while erasing is realized by biasing the floating gate, N-well, source and drain regions appropriately so as cause the tunneling of electrons from the floating gate to the N-well, the source, and the drain. In another embodiment, an N-type diffusion region is formed within the P diffusion region and serves as the control gate.
REFERENCES:
patent: 3919711 (1975-11-01), Chow
patent: 4019197 (1977-04-01), Lohstroh et al.
patent: 4035820 (1977-07-01), Matzen
patent: 4288863 (1981-09-01), Adam
patent: 4404577 (1983-09-01), Cranford, Jr. et al.
patent: 4425631 (1984-01-01), Adam
patent: 4435790 (1984-03-01), Tickle et al.
patent: 4532535 (1985-07-01), Gerber et al.
patent: 4924278 (1990-05-01), Logie
patent: 4970565 (1990-11-01), Wu et al.
patent: 5282161 (1994-01-01), Villa
patent: 5291047 (1994-03-01), Iwasa
patent: 5404037 (1995-04-01), Manley
patent: 5504706 (1996-04-01), D'Arrigo et al.
patent: 5576568 (1996-11-01), Kowshik
Masanori Kikuchi, Shuichi Ohya and Machio Yamagishi, A New Technique to Minimize the EPROM Cell, IC Division, Nippon Electric Company, Ltd., 1753, Shimonumabe, Kawasaki, Japan, pp. 181-182.
Dov Frohman-Bentchkowsky, Intel Corporation, Santa Clara, California, FAOS--A New Semiconductor Charge Storage Device, Solid State Electronics 1974, vol. 17 pp. 517-529.
Constantine A. Neugebauer and James F. Burgess, General Electric Corporation, Session XV: Programmable Read-Only Memories, Feb. 18, 1977, pp. 184 and 185.
S. Baba, A. Kita and J. Ueda, Mechanism of Hot Carrier Induced Degradation in MOSFET's, VLSI R&D Center, Oki Electric Industry Co., Ltd., 1986, pp. 734-737.
Ngo Ngan V.
Programmable Microelectronics Corporation
LandOfFree
PMOS flash EEPROM cell with single poly does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with PMOS flash EEPROM cell with single poly, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PMOS flash EEPROM cell with single poly will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-15483