PLL with balanced quadricorrelator

Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C375S371000, C375S373000, C375S374000, C375S376000

Reexamination Certificate

active

07466785

ABSTRACT:
A Phase Locked Loop (1) comprising a frequency detector (10) including a balanced quadricorrelator (2), the loop (1) being characterized in that the quadricorrelator (2) comprises double edge clocked bi-stable circuits (21, 22, 23, 24, 25, 26, 27, 28) coupled to multiplexers (31, 32, 33, 34) being controlled by a signal having the same bitrate as the incoming D signal (D).

REFERENCES:
patent: 6853696 (2005-02-01), Moser et al.
patent: 2002/0085657 (2002-07-01), Boerstler
J. Savoj, et. al. Design of Half-Rate Clock and Data Recovery Circuits fro Optical Communication Systems; vol. CONF. 38, Jun. 2001; pp. 121-126 USA.
Chan Geun Yoon et. al.; Digital Logic Implementation of the Quadricorrelators for Frequency Detector; vol. 2 SYMP 37, Aug. 1994; pp. 757-760.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

PLL with balanced quadricorrelator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with PLL with balanced quadricorrelator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PLL with balanced quadricorrelator will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4026556

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.