Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Patent
1994-07-20
1996-12-03
Chin, Stephen
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
331 34, H03D 324
Patent
active
055815847
ABSTRACT:
A PLL circuit includes a PLLic formed into an integrated circuit; a loop filter for receiving an output signal from the PLLic; a voltage-controlled oscillator having an oscillation frequency which is controlled according to an output signal of the loop filter for applying a controlled oscillation output signal to the PLLic, the voltage-controlled oscillator including a resonator and a negative resistor circuit; wherein a buffer amplifier functioning as a part of the voltage-controlled oscillator is incorporated into the PLLic, and the resonator and the negative resistor circuit of the voltage-controlled oscillator are disposed outside of the PLLic.
REFERENCES:
patent: 5218325 (1993-06-01), Trelewicz et al.
Hata Toshio
Inoue Atsushi
Komaki Takayasu
Tamakoshi Osamu
Chin Stephen
Luu Huong
Murata Manufacturing Co. Ltd.
LandOfFree
PLL circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with PLL circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PLL circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-791976