PLD with selective inputs from local and global conductors

Details PLD with selective inputs from local and global conductors PLD with selective inputs from local and global conductors

1993-07-08

1995-08-22

Westin, Edward P.

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 41, H03K 19177

Patent

active

054443946

ABSTRACT:
A programmable logic device is presented comprising a global interconnect array whose lines are fed via programmable multiplexers to two stacks of logic array blocks on its sides. The logic array blocks include CMOS look up table based logic modules that consume zero DC power. The global interconnect array lines are fed to the multiplexers in a specific pattern which maximizes routing flexibility and speed. The combination of low power logic array blocks and high performance global interconnect array allows for increased logic density at lower power consumption compared to prior art programmable logic array devices.

REFERENCES:
patent: 4706216 (1987-11-01), Carter
patent: 4963768 (1990-10-01), Agrawal et al.
patent: 5095523 (1992-03-01), Delaruelle et al.
patent: 5241224 (1993-08-01), Pedersen et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5268598 (1993-12-01), Pedersen et al.
patent: 5274581 (1993-12-01), Cleff
patent: 5302865 (1994-04-01), Steele et al.
patent: 5309046 (1994-05-01), Steele

Affiliated with

Also associated with

Rating

PLD with selective inputs from local and global conductors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with PLD with selective inputs from local and global conductors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PLD with selective inputs from local and global conductors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2144629