PLD debugging hub

Details PLD debugging hub PLD debugging hub

2006-04-25

2006-04-25

Baderman, Scott (Department: 2113)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S725000

Reexamination Certificate

active

07036046

ABSTRACT:
User logic within a PLD is debugged by way of the hub. The PLD includes a serial interface (such as a JTAG port) that communicates with a host computer. Any number of client modules are within the PLD and provide instrumentation for the PLD. A module is a logic analyzer, fault injector, system debugger, etc. Each client module has connections with the user logic that allows the instrumentation to work with the user logic. The hub communicates with each client module over a hub
ode signal interface and communicates with the serial interface over a user signal interface. The hub routes instructions and data from the host computer to a client module (and vice-versa) via the serial interface and uses a selection identifier to uniquely identify a module. The hub functions as a multiplexor, allowing any number of client modules to communicate externally though the serial interface as if each node were the only node interacting with user logic.

REFERENCES:
patent: 4527234 (1985-07-01), Bellay
patent: 4696004 (1987-09-01), Nakajima
patent: 4788492 (1988-11-01), Schubert
patent: 4835736 (1989-05-01), Easterday
patent: 4847612 (1989-07-01), Kaplinsky
patent: 4873459 (1989-10-01), El Gamo et al.
patent: 5036473 (1991-07-01), Butts et al.
patent: 5058114 (1991-10-01), Kuboki et al.
patent: 5124588 (1992-06-01), Baltus et al.
patent: 5157781 (1992-10-01), Harwood et al.
patent: 5329470 (1994-07-01), Sample et al.
patent: 5365165 (1994-11-01), El-Ayat et al.
patent: 5425036 (1995-06-01), Liu et al.
patent: 5452231 (1995-09-01), Butts et al.
patent: 5568437 (1996-10-01), Jamal
patent: 5572712 (1996-11-01), Jamal
patent: 5629617 (1997-05-01), Uhling et al.
patent: 5640542 (1997-06-01), Whitsel et al.
patent: 5661662 (1997-08-01), Butts et al.
patent: 5717695 (1998-02-01), Manela et al.
patent: 5717699 (1998-02-01), Haag et al.
patent: 5764079 (1998-06-01), Patel et al.
patent: 5821771 (1998-10-01), Patel et al.
patent: 5870410 (1999-02-01), Norman et al.
patent: 5960191 (1999-09-01), Sample et al.
patent: 5983277 (1999-11-01), Heile et al.
patent: 6014334 (2000-01-01), Patel et al.
patent: 6016563 (2000-01-01), Fleisher
patent: 6020758 (2000-02-01), Patel et al.
patent: 6104211 (2000-08-01), Alfke
patent: 6107821 (2000-08-01), Kelem et al.
patent: 6157210 (2000-12-01), Zaveri et al.
patent: 6182247 (2001-01-01), Herrmann et al.
patent: 6212650 (2001-04-01), Guccione
patent: 6223148 (2001-04-01), Stewart et al.
patent: 6247147 (2001-06-01), Beenstra et al.
patent: 6259271 (2001-07-01), Couts-Martin et al.
patent: 6286114 (2001-09-01), Veenstra et al.
patent: 6317860 (2001-11-01), Heile
patent: 6321369 (2001-11-01), Heile et al.
patent: 6389558 (2002-05-01), Herrmann et al.
patent: 6460148 (2002-10-01), Veenstra et al.
patent: 6481000 (2002-11-01), Zaveri et al.
patent: 6704889 (2004-03-01), Veenstra et al.
patent: 6754862 (2004-06-01), Hoyer et al.
patent: 6794896 (2004-09-01), Brebner
patent: 6891397 (2005-05-01), Brebner
patent: 2003/0110430 (2003-06-01), Bailis et al.
patent: 2004/0032282 (2004-02-01), Lee et al.
patent: 0 762 279 (1997-03-01), None
Marantz, Joshua, “Enhanced Visibility and Performance on Functional Verification by Reconstruction”, Proceedings of the 35thAnnual Conference on Design Automation Conference, pp. 164-169. 1998.
Stroud, Charles et al., “Evaluation of FPGA Resources for Built-in-Self-test of Programmable Logic Blocks”, Proceedings of the 1996 ACM 4thInternational Symposium on Field-programmable Gate Arrays, p. 107. 1996.
Collins, Robert R., “Overview of Pentium Probe Mode”, (www.x86.org/ariticles/problemd/ProbeMode.htm), Aug. 21, 1998, 3 pgs.
Collins, Robert R., “ICE Mode and the Pentium Processor”, (www.x86.org/ddj/Nov97/Nov97.htm), Aug. 21, 1986, 6 Pgs.
“PentiumPro Family Developer's Manual”, vol. 1: Specifications, Intel®Corporation, 1996, 9 Pgs.
“Pentium® Processor User's Manual”, vol. 1, Intel®Corporation, 1993, Pgs. 3-11.
Xilinx, Inc.; ISE Logic Design Tools: ChipScope.
Praveen K. Jaini and Nur A. Touba; “Observing Test Response of Embedded Cores through Surround Logic”; 1999 IEEE.
Nur A. Touba and Bahram Pouya; “Testing Embedded Cores Using Partial Isolation Rings”; 1997 IEEE.

Affiliated with

Also associated with

Rating

PLD debugging hub does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with PLD debugging hub, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PLD debugging hub will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3543958