Plating tail design for IC packages

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S667000

Reexamination Certificate

active

06908855

ABSTRACT:
A plating tail connected to a signal trace for use during an electroplating operation is fabricated such that it has a substantially different impedance from the signal trace at a characteristic frequency in use, so that adverse reflections during operation are reduced below a threshold of significance.

REFERENCES:
patent: 4581301 (1986-04-01), Michaelson
patent: 6740971 (2004-05-01), Brooks et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Plating tail design for IC packages does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Plating tail design for IC packages, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Plating tail design for IC packages will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3466075

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.