Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Field plate electrode
Reexamination Certificate
2002-11-20
2004-01-27
Lebentritt, Michael S. (Department: 2824)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Field plate electrode
C438S637000, C438S738000
Reexamination Certificate
active
06682989
ABSTRACT:
BACKGROUND
This invention relates generally to processes for manufacturing semiconductor integrated circuits.
Copper seed layers are generally deposited on Cu diffusion barrier materials to enable those materials to receive copper electroplating. However, as silicon processes move to ever smaller features, the ability to deposit copper seed layers, for example using physical vapor deposition techniques, with minimal overhang and asymmetry, adequate sidewall coverage and a sufficient field thickness for gap fill is increasingly in doubt.
Physical vapor deposition of barrier materials has associated overhang, asymmetry, and sidewall coverage issues prior to copper electroplating. Physical vapor deposition of copper seed layers may further reduce the plating budget within a given feature. Alternatively, a wafer may be immersed in a palladium solution to chemically activate the surface prior to electroless plating of a copper or a copper diffusion barrier. However, this involves an additional chemical expense, process step and bath recycle requirements prior to electroless barrier deposition.
In general there is a need for better ways to form materials on dielectric materials.
REFERENCES:
patent: 5026135 (1991-06-01), Booth
patent: 5156938 (1992-10-01), Foley et al.
patent: 5393651 (1995-02-01), Hoshi
patent: 5501938 (1996-03-01), Ellis et al.
patent: 5512131 (1996-04-01), Kumar et al.
patent: 5530264 (1996-06-01), Kataoka et al.
patent: 5599742 (1997-02-01), Kadomura
patent: 5648191 (1997-07-01), Kato et al.
patent: 5724187 (1998-03-01), Varaprasad et al.
patent: 5769996 (1998-06-01), McArdle et al.
patent: 5948484 (1999-09-01), Gudimenko et al.
patent: 6060338 (2000-05-01), Tanaka et al.
patent: 6066424 (2000-05-01), Kato
patent: 6191353 (2001-02-01), Shiotsuka et al.
patent: 6306563 (2001-10-01), Xu et al.
patent: 6320115 (2001-11-01), Kataoka et al.
patent: 6414236 (2002-07-01), Kataoka et al.
patent: 6468657 (2002-10-01), Hou et al.
patent: 6638833 (2003-10-01), Vassalli et al.
Goodner Michael D.
Johnston Steven W.
Kloster Grant
Lebentritt Michael S.
Trop Pruner & Hu P.C.
LandOfFree
Plating a conductive material on a dielectric material does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Plating a conductive material on a dielectric material, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Plating a conductive material on a dielectric material will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3208752