Plastic encapsulation for integrated circuits having plated copp

Details Plastic encapsulation for integrated circuits having plated copp Plastic encapsulation for integrated circuits having plated copp

1999-04-14

2000-10-31

Picardat, Kevin M.

Semiconductor device manufacturing: process

Packaging or treatment of packaged semiconductor

438121, 438123, 438127, H01L 2144, H01L 2148, H01L 2150

Patent

active

061401501

ABSTRACT:
A plastic packaged integrated circuit (20) having a thick copper plated top surface level interconnection structure. A semiconductor integrated circuit (20) is formed having devices at the surface of a semiconductor substrate (23). First and second metallization layers (27, 31) are formed over the substrate and contacting selected ones of said devices. The first and second levels of metallization may be in contact with one another through vias. A thick top surface level metal interconnect layer (35) is then formed over the second metal layer (31), either physically contacting it or selectively electrically contacting it. The surface level metal (35) is fabricated of a highly conductive copper layer. The thick surface level metal layer (35) substantially lowers the resistance of the interconnect metallization of the device (20) and further eliminates current debiasing and early failure location problems experienced with integrated circuits of the prior art. In one embodiment, the copper surface level interconnect layer (35) is coated with a thin barrier layer of material (37) which may receive a bond wire. The entire structure is then encapsulated in a plastic package (22) such that the plastic is in physical contact with the copper interconnect metal (35). The use of the plastic packaging (22) in physical contact with the copper interconnect metal (35) eliminates the need for the passivation layers of the prior art. Other devices and methods are described.

REFERENCES:
patent: 3593068 (1971-07-01), Rosier
patent: 4080485 (1978-03-01), Bonkohara
patent: 4835120 (1989-05-01), Malik et al.
patent: 4843453 (1989-06-01), Hooper et al.
patent: 4845543 (1989-07-01), Okikawa et al.
patent: 4890142 (1989-12-01), Tonnel et al.
patent: 4931323 (1990-06-01), Manitt et al.
patent: 5060050 (1991-10-01), Tsuneoka et al.
patent: 5060051 (1991-10-01), Usuda
patent: 5191405 (1993-03-01), Tomita et al.
patent: 5229646 (1993-07-01), Tsumura
patent: 5272098 (1993-12-01), Smayling et al.
patent: 5441684 (1995-08-01), Lee
patent: 5495667 (1996-03-01), Farnworth et al.
Digest of Technical Papers, 1993 Slide Supplement IEEE, Session 5/Microprocessors/Paper TA 5.1, "TA 5.1: A 300MHz 115W 32b Bipolar ECL Microprocessor with On-Chip Caches", pp. 60-61, (Norman P. Jouppi, Patrick Boyle, Jeremy Dion, Mary Jo Doherty, Alan Eustace, Ramsey Haddad, Robert Mayo, Suresh Menon, Louis Monier, Don Stark, Silvio Turrini, Leon Yang).
TI Technical Journal, Mar.-Apr. 1994, Power Integrated Circuits, "Intelligent Power Integrated Circuits-History and Overview," pp. 2-9 (Andrew Marshall).
TI Technical Journal, Mar.-Apr. 1994, Power Integrated Circuits, "Lateral DMOS Structure and Development for Advanced Power Technologies", pp. 10-24 (Taylor Efland).
TI Technical Journal, Mar.-Apr. 1994, Power Integrated Circuits, "The Evolution of an Analog Standard Cell in the PRISM.TM. Process," pp. 37-45 (Tom Schmidt, Ross Teggatz, Joe Devore and Wayne Chen).
TI Technical Journal, Mar.-Apr. 1994, Power Integrated Circuits, "PRISM Power IC Design Aspects", pp. 25-36 (Ross Teggatz, Joe Devore, Wayne Chen and Tom Schmidt).
TI Technical Journal, Mar.-Apr. 1994, Power Integrated Circuits, "Thermal Impedance Packaging Concerns for Power ICs", pp. 66-76 (Dale Skelton, Travis Summerlin and Kathy Frank).
TI Technical Journal, Mar.-Apr. 1994, Power Integrated Circuits, "Safe Operating Area Testing", pp. 82-92 (Taylor Efland, Andrew Marshall, Dale Skelton and Travis Summerlin).
TI Technical Journal, Mar.-Apr. 1994, Power Integrated Circuits, "Custom Automotive Requirements for Power Integrated Circuits," pp. 93-98 (Andrew Marshall and Bill Grose).

Affiliated with

Also associated with

Rating

Plastic encapsulation for integrated circuits having plated copp does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Plastic encapsulation for integrated circuits having plated copp, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Plastic encapsulation for integrated circuits having plated copp will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2050313