Coating processes – Direct application of electrical – magnetic – wave – or... – Ion plating or implantation
Reexamination Certificate
1996-08-19
2003-10-14
Padgett, Marianne (Department: 1762)
Coating processes
Direct application of electrical, magnetic, wave, or...
Ion plating or implantation
C427S527000, C427S530000, C427S535000, C427S569000, C118S7230ER
Reexamination Certificate
active
06632482
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to process for doping of semiconductor materials by ion implantation with particular application to shallow junction devices.
BACKGROUND OF THE INVENTION
Modern electronic devices are based on semiconductor materials. A semiconductor has a crystalline structure in which very few electrons are mobile so that the intrinsic conductivity is too low to be useful as an electronic device. It is known to add small amounts of certain types of impurity to the crystal lattice to provide current carriers. The process of adding those impurities is known as “doping”. The earliest technique for doping was accomplished by surrounding a semiconductor wafer with a gas comprising the dopants to be implanted and raising the temperature high enough to permit diffusion of the impurity atom into the lattice structure.
As the demand increased for more precise control over spatial uniformity and concentration of dopants, a device known as an ion implanter became the usual tool for adding the necessary impurity to a crystal. These implanters are large complex devices having very precise control of a dopant ion beam energy, position and scan rate. Very recently, for shallow junction formation, it has been recognized that the raster scan ion implanter has limitations at low energy beam conditions, under 10 KV, especially where dose and production rate, i.e. wafer throughput, requirements are high. Another method known as PI
3
(Plasma Immersion Ion Implantation) is being studied because the dose rate is high at lower energy and the equipment is inexpensive. Prior PI
3
methods employed a continuous plasma in the vacuum chamber.
In an earlier filed application, Ser. No. 844,353, dated Mar. 3, 1992, assigned to the same assignee, in which this inventor is a co-inventor, the PI
3
concept is improved by use of variable duty cycle ion accelerating pulses in conjunction with a cylindrical target mounted on a plasma chamber wall. Although this earlier application was an improvement in shallow junction, low energy high current implantation, there are several problems with that approach. Even when the electrode behind the wafer was essentially completely shielded from ion bombardment, unintended impurities due to plasma etching were present in the chamber and were being implanted. Also, large particles were being formed in the plasma and on the wafer surface.
The object of this invention is to overcome the prior art PI
3
contamination and particle problem and at the same time enable high yield manufacturing of shallow junction implantations without breakdown of any thin dielectric.
A secondary object is to provide inexpensive, high throughput apparatus for PI
3
of a semiconductor, having adequate uniformity and implant dose control.
SUMMARY OF THE INVENTION
A method of accomplishing PI
3
using a pair of power supplies and very short ionization negative pulses applied to the primary cathode underlying the wafer in conjunction or followed by short ionization pulses applied to a second cathode which is facing toward the primary (wafer) electrode to provide neutralizing electrons.
The on-time and the duty cycle of the primary cathode ionization pulses are made to be short enough so that no particles can grow in the BF
3
plasma. The neutralizing electrons necessary to protect the dielectric are provided by the secondary cathode.
REFERENCES:
patent: 3471316 (1969-10-01), Manuel
patent: 3479269 (1969-11-01), Byrnes, Jr. et al.
patent: 3732158 (1973-05-01), Przybyszewshi et al.
patent: 3988955 (1976-11-01), Engel et al.
patent: 4463255 (1984-07-01), Robertson et al.
patent: 4570106 (1986-02-01), Sohval et al.
patent: 4764394 (1988-08-01), Conrad
patent: 4925542 (1990-05-01), Kidd
patent: 4937205 (1990-06-01), Nakayama et al.
patent: 5015493 (1991-05-01), Gruen
patent: 5126163 (1992-06-01), Chan
patent: 5136171 (1992-08-01), Leung et al.
patent: 5206180 (1993-04-01), Yoshida
patent: 5286676 (1994-02-01), Kruger et al.
patent: 5289010 (1994-02-01), Shohet
patent: 5296272 (1994-03-01), Matossian
patent: 5306408 (1994-04-01), Treglio
patent: 5310452 (1994-05-01), Doki
patent: 5330800 (1994-07-01), Schumacher
patent: 5354381 (1994-10-01), Sheng
patent: 5374456 (1994-12-01), Matossian et al.
patent: 5458927 (1995-10-01), Malaczynski et al.
patent: 5476691 (1995-12-01), Komovopoulos et al.
Kirk-Othmer Encyclopedia of Chemical Technology, 3rded., Supplemental volume (Alchol Fuels to Toxicology) , p. 605, 1984 (No month).
Fish & Neave
Padgett Marianne
Varian Semiconductor Equipment Associates Inc.
LandOfFree
Plasma immersion ion implantation process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Plasma immersion ion implantation process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Plasma immersion ion implantation process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3167451