Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Reexamination Certificate
2007-05-29
2007-05-29
Lamarre, Guy (Department: 2133)
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
C345S041000, C345S037000
Reexamination Certificate
active
09702889
ABSTRACT:
A PDP apparatus of low power consumption and without erroneous malfunctions is equipped with a sustaining circuit that prevents an on/off timing shift and deterioration of a sustaining pulse produced thereby. Phase adjusting circuits, which adjust the timing of the changing edge of the sustaining pulse, are provided for the sustaining circuit; the power recovery circuit is of improved efficiency; and power consumption is reduced by optimizing the timing of a changing edge of the sustaining pulse The circuit devices used in the sustaining circuits are classified according to delay times and sets of the circuit devices are selected so that the timing of a changing edge of the sustaining pulse falls within a predetermined allowance, and the selected sets of the circuit devices are set to the PDP.
REFERENCES:
patent: 4067047 (1978-01-01), Ryan
patent: 4594588 (1986-06-01), Barclay et al.
patent: 5369338 (1994-11-01), Kim
patent: 5438290 (1995-08-01), Tanaka
patent: 5642018 (1997-06-01), Marcotte
patent: 5786794 (1998-07-01), Kishi et al.
patent: 5828353 (1998-10-01), Kishi et al.
patent: 5844369 (1998-12-01), Yoshizako et al.
patent: 5994929 (1999-11-01), Sano et al.
patent: 6011355 (2000-01-01), Nagai
patent: 6084558 (2000-07-01), Setoguchi et al.
patent: 6097214 (2000-08-01), Troussel et al.
patent: 6111556 (2000-08-01), Moon
patent: 6160530 (2000-12-01), Makino
patent: 6211867 (2001-04-01), Kim
patent: 6404411 (2002-06-01), Masuda et al.
patent: 6414653 (2002-07-01), Kobayashi
patent: 6489939 (2002-12-01), Asao et al.
patent: 0 762 373 (1997-03-01), None
patent: 7-160219 (1985-06-01), None
patent: 4-181809 (1992-06-01), None
patent: 9-34396 (1997-02-01), None
patent: 9-160525 (1997-06-01), None
patent: 9-325735 (1997-12-01), None
patent: 10-301530 (1998-11-01), None
patent: 11-15436 (1999-01-01), None
patent: 11-143427 (1999-05-01), None
patent: 11-282416 (1999-10-01), None
patent: 11-338416 (1999-10-01), None
patent: 11-327505 (1999-11-01), None
patent: 11-338414 (1999-12-01), None
patent: 10-0222203 (1999-07-01), None
patent: WO 99/60606 (1999-11-01), None
Patent Abstracts of Japan for Publication No. 09160525, dated Jun. 20, 1997.
Japanese Office Action dated Jul. 6, 2004.
European Office Action dated Apr. 19, 2006 of Application No. 00 309 848.0.
Ishiwata Kenji
Kanazawa Yoshikazu
Kimura Kenji
Kuwahara Takeshi
Ohno Taizo
Alphonse Fritz
Fujitsu Hitachi Plasma Display Limited
Lamarre Guy
LandOfFree
Plasma display apparatus and manufacturing method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Plasma display apparatus and manufacturing method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Plasma display apparatus and manufacturing method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3733122