Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Patent
1996-09-23
1999-09-28
Mulpuri, Savitri
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
438745, 438706, 438778, 438699, 216 38, H01L 21311, H01L 21469
Patent
active
059587970
ABSTRACT:
A method for planarizing a patterned structure on a top surface of a substrate comprises the steps of depositing an insulating layer on the patterned structure, implanting ionized atoms of a predetermined depth onto the surface of the insulating layer, coating a photo resist on the insulating layer and partially removing the photo resist so that a portion of the insulating layer on the patterned structure is unmasked at a substantially same magnitude of lateral length as a width of the patterned structure, exposing the unmasked portion of the insulating layer to an etchant until the unmasked portion of the insulating layer is removed to be generally flushed with the remainder of the insulating layer and removing the photo resist from the insulating layer. The method further comprises the steps of repeatedly performing etch back processes, after the removing step.
REFERENCES:
patent: 4634494 (1987-01-01), Taji et al.
patent: 4944682 (1990-07-01), Cronin et al.
patent: 5019526 (1991-05-01), Yamane et al.
patent: 5068207 (1991-11-01), Manocha et al.
patent: 5413953 (1995-05-01), Chien et al.
patent: 5429990 (1995-07-01), Liu et al.
patent: 5575886 (1996-11-01), Murase
patent: 5698467 (1997-12-01), Sakao et al.
patent: 5879862 (1999-03-01), Roh
Daewoo Electronics Co., Inc.
Mulpuri Savitri
LandOfFree
Planarization of a patterned structure on a substrate using an i does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Planarization of a patterned structure on a substrate using an i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Planarization of a patterned structure on a substrate using an i will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-702693