Planarization for integrated circuits

Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Insulative material deposited upon semiconductive substrate

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S778000, C438S780000, C438S784000, C257SE21259

Reexamination Certificate

active

10923435

ABSTRACT:
A method of planarizing a layer of an integrated circuit. In one embodiment, a liquid film is applied over the layer, using extrusion coating techniques. In another embodiment, the layer itself may be applied as a liquid film, using extrusion techniques.

REFERENCES:
patent: 4514583 (1985-04-01), Izu et al.
patent: 5516721 (1996-05-01), Galli et al.
patent: 5861331 (1999-01-01), Chien
patent: 5945254 (1999-08-01), Chien et al.
patent: 5985752 (1999-11-01), Chang
patent: 6033977 (2000-03-01), Gutsche et al.
patent: 6159611 (2000-12-01), Lee et al.
patent: 6191053 (2001-02-01), Chun et al.
patent: 2003/0186536 (2003-10-01), Brenner
Wolf “Silicon Processing for the VLSI era vol. 2 process integration” 1990 Lattice press pp. 214-215.
http://semiconductorglossary.com/default.asp? searchterm=extrusion+coating.
http://semiconductorglossary.com/default.asp?searchterm=spin%Don+deposition%2C+spin+coating.
Jaeger, R.C., “Introduction to Microelectronic Fabrication,” Modular Series on Solid Devices, vol. V, 1988, p. 21, Addison-Wesley Publishing Company, Inc.
DeForest, W.S., “Photoresist Materials and Processes,” 1975, pp. 2, 3, 23 & 48, McGraw-Hill Book Company.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Planarization for integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Planarization for integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Planarization for integrated circuits will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3818957

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.