Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
1999-01-19
2002-04-30
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
06381731
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to the field of integrated circuits (IC). More specifically, the present invention relates to methods and apparatuses associated with processing an IC design.
2. Background Information
Because of the ever increasing complexity of IC designs, most modern IC designs are expressed in terms of hierarchically organized design cells. For example, an exemplary IC may be expressed in terms of a collection of placements of design cells A, B, C, . . . and various “interconnecting” geometric elements, whereas design cell A may in turn be likewise expressed as a collection of placements of design cells A
1
, A
2
, . . . , and various “interconnecting” geometric elements within cell A, design cell B expressed as a collection of placements of design cells B
1
, B
2
, . . . , and various “interconnecting” geometric elements within cell B, and so forth.
Additionally, prior to fabrication (especially those IC designs fabricated using sub-micron processes), various verification operations, including but not limited to design rule checks (such as spacing), RC analysis, and so forth, are performed to ensure the fabricated IC will function as designed. In order to verify a particular design cell, in view of the hierarchical nature of its organization, it is necessary to verify the context independent and context dependent portions of the design cell separately. The context dependent portion of the design cell is promoted upward recursively until it is a part of the context independent portion of a higher level design cell, a process known as “selective promotion”.
In order to facilitate efficient performance of these operations, various design cell injection techniques are known and practiced in the art to reduce the amount of selective promotions. Design cell injection is a process by which a design cell is re-expressed in terms of a number of artificially-created design cells. For example, a design cell A having placements of design cells A
1
, A
2
, A
3
, A
4
and A
5
may be re-expressed in terms of placements of artificially created design cells A
10
and A
11
, where artificially created design cell A
10
is comprised of placements of design cells A
1
and A
2
, and artificially created design cell A
11
is comprised of placements of design cells A
3
, A
4
and A
5
.
More specifically, Applicant is aware of three known design cell injection techniques. They are “homogenous” injection, “overlapping” injection and “heterogeneous” injection. As will be readily apparent from the description to follow, these three prior art techniques share a common characteristic in that they are “pattern based”, i.e. each of the techniques is tailored for design cells having particular inter-cell relationship characteristics.
Under homogeneous injection, an exemplary design cell Z comprised of an array placement of identical design cell A, A
ij
(i.e. different instances of design cell A), where i and j both equal 1 through 4, will be re-expressed as shown in FIG.
1
. That is, adjacent instances, e.g. A
11
and A
12
, A
13
and A
14
, will first be combined to form instances of design cell B, B
11
and B
12
. Then, instances of design cell B, B
11
and B
12
etc. will be combined to form instances of design cell C, C
1
, C
2
and so forth. Eventually, design cell Z is re-expressed in terms of instances of design cell D, D
1
and D
2
, where design cell D is comprised of placements of design cell C. Design cell C in turn is comprised of instances of design cell B, B
11
and B
12
, B
21
and B
22
, B
31
and B
32
and B
41
and B
42
respectively. The technique, i.e. homogeneous injection, is commonly applied to IC such as a memory chip.
Under overlapping injection, an exemplary design cell Z′ comprised of placements of design cell A′, A′
ij
(i.e. different instances of design cell A′), where i and j both equal 1 through 4, and having “superimposed” placements of design cell B′, B′
kl
, where k and l both equal 1 through 2, will be re-expressed as shown in FIG.
2
. That is, a group of design cell placements exhibiting a particular structural pattern, e.g. A′
11
, A′
12
, A′
21
, A′
22
and B′
11
, A′
13
, A′
14
, A′
23
, A′
24
and B′
12
, will first be combined to form instances of design cell C′, C′
11
and C′
12
. Then, design cell placements C′
11
and C′
12
etc. will be combined to form instances of design cell D′, D′
1
and D′
2
. So, design cell Z′ is ultimately re-expressed in terms of instances of design cell D′, D′
1
and D′
2
. The technique, i.e. overlapping injection, is commonly applied to IC comprised of gate arrays.
Under heterogeneous injection, an exemplary design cell Z″ comprised of a number of “standard” cells will be re-expressed with new design cells replacing a group of standard cells having a distinct structural organization, as shown in FIG.
3
. For example, exemplary design cell Z″ having a number of placements of design cells B″, C″ and D″, will be re-expressed in terms of multiple placements of design cell E″, where design cell E″ is comprised of placements of design cells B″, C″ and D″. The technique, i.e. heterogeneous injection, is commonly applied to IC comprised of a large number of “standard” cells. [The term “standard” cell, as understood by those skilled in the art, refers to “building block” circuitry that are frequently reused in the design of an IC. They are often supplied by EDA tool vendors.]
While these techniques have worked well for IC designs having the above enumerated inter-cell relationship characteristics, experience has shown that their contributions to improving the efficiency for verifying IC designs with a large number of “flat” design cells are limited. Thus, additional approaches to further improve the efficiency for processing such IC designs are desired.
SUMMARY OF THE INVENTION
An EDA tool is provided with the ability to re-express a design cell of an IC design in terms of placements of a number of newly formed intervening constituent design cells, the IC design having a number of hierarchically organized placements of design cells. The new intervening constituent design cells are formed in accordance with a number of metrics profiling placements of the original constituent design cells of the design cell. The EDA tool is also provided with the ability to determine the metrics.
In one embodiment, the metrics are weights reflective of at least placement activities associated with row and column coordinates of the design cell. The EDA tool first determines these weights, and then uses the determined weights to select a subset of the row/column coordinates as cut line coordinates to logically partition the design cell into a number of regions. Finally, the EDA tool selectively groups contents of the selected design cell to form the new intervening design cells based on the contents' relations to the formed regions.
In one embodiment, the EDA tool is a design verification tool for use to verify the IC design prior to fabrication.
REFERENCES:
patent: 5661663 (1997-08-01), Scepanovic et al.
patent: 5682322 (1997-10-01), Boyle et al.
patent: 5754824 (1998-05-01), Damiano et al.
patent: 6074430 (2000-06-01), Tsukiboshi
patent: 6131182 (2000-10-01), Beakes et al.
patent: 6145117 (2000-11-01), Eng
Columbia IP Law Group, PC
Garbowski Leigh Marie
Smith Matthew
LandOfFree
Placement based design cells injection into an integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Placement based design cells injection into an integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Placement based design cells injection into an integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2836695