Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Patent
1996-07-01
1999-11-16
Bragdon, Reginald G.
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
711168, G06F 1316, G06F 1200
Patent
active
059875780
ABSTRACT:
Write transactions are conducted by transmitting a first write address from a source device over a first bus on a first clock cycle and transmitting a first data word corresponding to the first write address from the source device over a second bus commencing on a later clock cycle. In order to execute write transactions in this manner, a memory unit is modified to contain a pending write buffer and a memory array. During a write transaction, the address and corresponding data is first stored in the pending write buffer and the data is later transferred into the memory array upon subsequent write transactions. During a read transaction, the read address is compared to the address stored in the pending write buffer. If the read address matches the address stored in the pending write buffer, the corresponding data stored in the pending write buffer is transmitted in response to the read request. If there is no match, corresponding data from the memory array is transmitted.
REFERENCES:
patent: 3931613 (1976-01-01), Gruner et al.
patent: 4393482 (1983-07-01), Yamada
patent: 4445172 (1984-04-01), Peters et al.
patent: 4677594 (1987-06-01), Bisotto et al.
patent: 4755936 (1988-07-01), Stewart et al.
patent: 4901228 (1990-02-01), Kodama
patent: 4933909 (1990-06-01), Cushing et al.
patent: 5187783 (1993-02-01), Mansfield et al.
patent: 5222223 (1993-06-01), Webb, Jr. et al.
patent: 5224214 (1993-06-01), Rosich
patent: 5257236 (1993-10-01), Sharp
patent: 5261064 (1993-11-01), Wyland
patent: 5293623 (1994-03-01), Froniewski et al.
patent: 5367650 (1994-11-01), Sharangpani et al.
patent: 5469544 (1995-11-01), Aatresh et al.
patent: 5497470 (1996-03-01), Liencres
patent: 5526316 (1996-06-01), Lin
patent: 5534796 (1996-07-01), Edwards
patent: 5566124 (1996-10-01), Fudeyasu et al.
patent: 5661692 (1997-08-01), Pinkham et al.
patent: 5668967 (1997-09-01), Olson et al.
patent: 5752269 (1998-05-01), Divivier et al.
patent: 5870625 (1999-02-01), Chan et al.
Intel Pentium Processor User's Manual vol. 1: Pentium Processor Data Book; Intel Corp. 1994; pp. 6-30 to 6-34, Dec. 1994.
MC88200 Cache/Memory Management Unit User's Manual (First Edition); Motorola, Inc. 1988; pp. 1-2 and 5-1 to 5-12, Dec. 1988.
Bragdon Reginald G.
Sun Microsystems Inc.
LandOfFree
Pipelining to improve the interface of memory devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pipelining to improve the interface of memory devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelining to improve the interface of memory devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1338481