Pipelining access to serialization tokens on a bus

Details Pipelining access to serialization tokens on a bus Pipelining access to serialization tokens on a bus

2006-11-21

2006-11-21

Dang, Khanh (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

C710S107000, C710S108000

Reexamination Certificate

active

07139854

ABSTRACT:
Apparatus and methods are disclosed herein that provide reduced bus transaction latency on a bus architecture that includes at least one master coupled to a plurality of slaves. As disclosed herein, a device (e.g., a slave) may include bus logic and host logic coupled to the bus logic. The bus logic may obtain a serialization token permitting the host logic to complete a transaction received by the bus logic via the bus. Further, the bus logic may keep the serialization token to complete at least one other transaction.

REFERENCES:
patent: 4667323 (1987-05-01), Engdahl et al.
patent: 5388223 (1995-02-01), Guthrie et al.
patent: 5533204 (1996-07-01), Tipley
patent: 5784648 (1998-07-01), Duckwall
patent: 5903728 (1999-05-01), Semenzato
patent: 5948089 (1999-09-01), Wingard et al.
patent: 6456628 (2002-09-01), Greim et al.
“PCI Local Bus Specification”, Jun. 1, 1995, pp. I-XVI-1-282, XP002251932.

Affiliated with

Also associated with

Rating

Pipelining access to serialization tokens on a bus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pipelining access to serialization tokens on a bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelining access to serialization tokens on a bus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3682155