Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral adapting
Reexamination Certificate
2006-02-21
2006-02-21
Myers, Paul R. (Department: 2112)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral adapting
C710S307000
Reexamination Certificate
active
07003599
ABSTRACT:
A pipelined Universal Serial Bus (USB) parallel frame delineator and non-return to zero invert (NRZI) decoder is described. Using a three-stage pipeline and parallel data stream processing, a USB transceiver delineates received asynchronous frame boundaries within a USB peripheral NRZI data stream. Using asynchronous parallel data stream processing the USB transceiver concurrently decodes received NRZI encoded data.
REFERENCES:
patent: 4346440 (1982-08-01), Kyu et al.
patent: 4746997 (1988-05-01), Shrinkle et al.
patent: 4847703 (1989-07-01), Sakata et al.
patent: 5081654 (1992-01-01), Stephenson et al.
patent: 5812777 (1998-09-01), Leigh
patent: 5884086 (1999-03-01), Amoni et al.
patent: 6041430 (2000-03-01), Yamauchi
patent: 6094443 (2000-07-01), Dwork
patent: 6356582 (2002-03-01), Mazer et al.
patent: 6707396 (2004-03-01), Govindaraman
patent: 6732204 (2004-05-01), Ishida
patent: 2002/0141450 (2002-10-01), Duvvuru
Universal Serial Bus Specification Revision 1.0 Jan. 15, 1996.
Lueker Jonathan C.
Warren Dean
Intel Corporation
Myers Paul R.
Steiner Paul E.
LandOfFree
Pipelined, universal serial bus parallel frame delineator... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pipelined, universal serial bus parallel frame delineator..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelined, universal serial bus parallel frame delineator... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3669069