Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Reexamination Certificate
2007-10-16
2007-10-16
Huynh, Kim (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
C710S054000, C710S057000
Reexamination Certificate
active
10286361
ABSTRACT:
A system and method for operating on data within a network device is described. Between two data operations in a network device is a FIFO queue, which is used to separate the clock domains of the data operations. Data from the first operation is stored in the FIFO queue, which signals an indication to the second operation that there is data in the queue. When the second operation is signaled that there is data in the FIFO queue, it immediately begins reading data from the queue, and begins performing its prescribed operations on the data once it has read enough data from the queue for it to begin operating.
REFERENCES:
patent: 6351468 (2002-02-01), LaRowe et al.
patent: 6571301 (2003-05-01), Nakahara
patent: 6762995 (2004-07-01), Drummond-Murray et al.
patent: 6771652 (2004-08-01), Aydemir et al.
patent: 6778546 (2004-08-01), Epps et al.
patent: 6977930 (2005-12-01), Epps et al.
patent: 2004/0174813 (2004-09-01), Kasper et al.
patent: 2005/0047334 (2005-03-01), Paul et al.
Aswadhati Ajoy
Chang Peter
Lee Eugene
Ye Cong
Force10 Networks, Inc.
Huynh Kim
Sun Scott
LandOfFree
Pipelined network processing with FIFO queues does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pipelined network processing with FIFO queues, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelined network processing with FIFO queues will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3879646