Static information storage and retrieval – Read/write circuit – Simultaneous operations
Patent
1998-06-23
2000-06-20
Nguyen, Viet Q.
Static information storage and retrieval
Read/write circuit
Simultaneous operations
36518901, 36518905, 36518908, 36523008, 365233, G11C 700
Patent
active
060785276
ABSTRACT:
A pipelined dual port integrated circuit memory (20) includes an array (21) of static random access memory (SRAM) cells, wherein each of the memory cells (80) is connected to a single word line (72) and to a single bit line pair (74, 76). Each port's access is performed synchronously with respect to a corresponding clock signal. The two clock signal signals are asynchronous with respect to each other. When access requests are received from both ports substantially simultaneously, an arbitration circuit (24) determines which port receives priority. The port which receives priority accesses the array (21) first. The arbitration circuit (24) ensures that substantially simultaneous access requests are serviced sequentially and occur within a single cycle of a corresponding clock signal.
REFERENCES:
patent: 4918664 (1990-04-01), Platt
patent: 5001671 (1991-03-01), Koo et al.
patent: 5003513 (1991-03-01), Porter et al.
patent: 5206833 (1993-04-01), Lee
patent: 5440717 (1995-08-01), Bosshart
patent: 5666321 (1997-09-01), Schaefer
patent: 5781480 (1998-07-01), Nogle et al.
patent: 5852608 (1998-12-01), Csoppensky et al.
Motorola, Inc., Motorola Semiconductor Technical Data, "Advance Information 64K x 18 Bit Synchronous Dual I/O, Dual Address SRAM", #MCM69D618/D, pp. 1-16.
Motorola Inc., Motorola Fast SRAM Data, "Fast Static RAM Component and Module Data", #MCM62110, pp. 4-10 -4-41.
Motorola Semiconductor Technical Data, "Advance Information 64K x 18 Bit Synchronous Separate I/O Fast SRAM", #MCM69Q618/D, 12 pages.
Quality Semiconductor, Inc., "QS70261A, QS7026A Preliminary, High-Speed CMOS 16K x 16 Asynchronous Dual-Port RAM", MDSF-00012-06, Jun. 6, 1996, pp. 1-22.
Integrated Device Technology, Inc., "High-Speed 32K x 16 Synchronous Pipelined Dual-Port Static Ram", Preliminary IDT709279S/L, Section 6.26, pp. 1-16 (1998).
Nogle Scott George
Roth Alan S.
Hill Daniel D.
Motorola Inc.
Nguyen Viet Q.
Polansky Paul J.
LandOfFree
Pipelined dual port integrated circuit memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pipelined dual port integrated circuit memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelined dual port integrated circuit memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1858840