Pipelined data processing circuit

Details Pipelined data processing circuit Pipelined data processing circuit

1996-12-09

2000-09-19

Heckler, Thomas M.

Electrical computers and digital processing systems: support

Clock control of data processing system, component, or data...

712 1, G06F 1300, G06F 110

Patent

active

06122751&

ABSTRACT:
A pipelined circuit contains a cascade of stages, each with an intial register followed by a combinatorial logic circuit. The registers are clocked. At the beginning of each clock period, data in the initial register is updated. After that, during the clock period, data propagates from the initial register, along a path through the combinatorial logic circuits, to the initial register in the next stage where it is stored at the beginning of the next cycle. In the path there are several other registers, in which the data is stored at intermdiate phases of the clock cycle, while the data is kept in the initial register. Thus differences in propagation delay along different branches of the path are eliminated without increasing the number of clock cycles needed to pass data through the pipelined circuit. This reduces the number glitches which consume energy without affecting the function of the circuit.

REFERENCES:
patent: 3972031 (1976-07-01), Riemenschneider et al.
patent: 4839604 (1989-06-01), Tanahashi
patent: 4876704 (1989-10-01), Ozaki
patent: 5528177 (1996-06-01), Sridhar et al.

Affiliated with

Also associated with

Rating

Pipelined data processing circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pipelined data processing circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelined data processing circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1084289