Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2011-08-16
2011-08-16
Abraham, Esaw T (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S758000, C714S807000
Reexamination Certificate
active
08001446
ABSTRACT:
Methods and apparatus to provide a pipelined cyclic redundancy check (CRC) are described. In one embodiment, a plurality of stages determines a plurality of CRC values corresponding to portions of a data packet. The plurality of CRC values are accumulated to determine a CRC value for the data packet. Other embodiments are also described.
REFERENCES:
patent: 6519738 (2003-02-01), Derby
patent: 6530057 (2003-03-01), Kimmitt
patent: 6662336 (2003-12-01), Zook
patent: 6964008 (2005-11-01), Van Meter, III
patent: 7577055 (2009-08-01), Ngo et al.
patent: 2003/0159101 (2003-08-01), Hyland et al.
patent: 2008/0168323 (2008-07-01), Clark et al.
Braun, Florian et al., “Fast Incremental CRC Updates for IP over ATM Networks”,Department of Computer Science, Washington University in St. Louis, florian,mwa@arl.wustl.edu, 6 pages.
Sprachmann, Michael, “Automatic Generation of Parallel CRC Circuits”,IEEE Design&Test of Computers, (2001), pp. 108-114.
Satran, Julian et al., “Out of Order Incremental CRC Computation”,IBM Haifa Labs, (Feb. 25, 2003), pp. 1-11.
Kounavis, Michael E., et al., “A Systematic Approach to Building High Performance, Sortware-based, CRC Generators”,IEEE International Symposium on Computers and Communications(ISCC 2005)in Cartagena, Spain, Intel Research and Development, Hillsboro, OR, 97124, USA, (Jun. 2005), pp. 1-11.
Doering, Andreas et al., “Fast and Flexible CRC Calculation”, Indexing terms: Cyclic Redundancy Check, Network processing, 4 pages.
Pei, Tong-Bi et al., “High-Speed Parallel CRC Circuits in VLSI”,IEEE Transactions on Communications, vol. 40, No. 4, (Apr. 1992), pp. 653-657.
Campobello, Giuseppe et al., “Parallel CRC Realization”,IEEE Transactions on Computers, vol. 52, No. 10, (Oct. 2003), pp. 1312-1319.
Monteiro, Fabrice et al., “A Fast CRC Implementation on FPGA Using a Pipelined Architecture for the Polynomial Division”, (2001), pp. 1231-1234.
Borrelli, Chris “IEEE 802.3 Cyclic Redundancy Check”, (Mar. 23, 2001), pp. 1-8.
Abraham Esaw T
Caven & Aghevli LLC
Intel Corporation
LandOfFree
Pipelined cyclic redundancy check (CRC) does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pipelined cyclic redundancy check (CRC), we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelined cyclic redundancy check (CRC) will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2769216