Electrical computers and digital processing systems: processing – Processing control – Branching
Reexamination Certificate
2011-02-08
2011-02-08
Treat, William M (Department: 2181)
Electrical computers and digital processing systems: processing
Processing control
Branching
C712S024000, C712S204000, C712S235000, C711S201000
Reexamination Certificate
active
07886135
ABSTRACT:
Instructions asserted in a microprocessors instruction pipeline (3) are accompanied by control information, comprising a group of bits, asserted within a control information pipeline (5) that is synchronized to the instruction pipeline. At the execution stage, the control information is interpreted and appropriate action taken. The control information may indicate that the instruction has been reasserted (asserted again following an initial assertion) and may also indicate the number of times that the instruction has been consecutively asserted in the instruction pipeline. Applied to unaligned memory operations, in which a memory atom is asserted twice, the control information indicates which part of the unaligned data is to be fetched each time the atom is executed.
REFERENCES:
patent: 4439828 (1984-03-01), Martin
patent: 4679194 (1987-07-01), Peters et al.
patent: 5136696 (1992-08-01), Beckwith et al.
patent: 5325495 (1994-06-01), McLellan
patent: 5414853 (1995-05-01), Fertig et al.
patent: 5418970 (1995-05-01), Gifford
patent: 5475852 (1995-12-01), Yoshida et al.
patent: 5555429 (1996-09-01), Parkinson et al.
patent: 5644742 (1997-07-01), Shen et al.
patent: 5748951 (1998-05-01), Webb et al.
patent: 5761466 (1998-06-01), Chau
patent: 5778211 (1998-07-01), Hohensee et al.
patent: 5778219 (1998-07-01), Amerson et al.
patent: 5778423 (1998-07-01), Sites et al.
patent: 5790844 (1998-08-01), Webb et al.
patent: 5799165 (1998-08-01), Favor et al.
patent: 5832202 (1998-11-01), Slavenburg et al.
patent: 5854914 (1998-12-01), Bodas et al.
patent: 6021488 (2000-02-01), Eisen et al.
patent: 6041399 (2000-03-01), Terada et al.
patent: 6047120 (2000-04-01), Bell
patent: 6058420 (2000-05-01), Davies
patent: 6112297 (2000-08-01), Ray et al.
patent: 6151669 (2000-11-01), Huck et al.
patent: 6185668 (2001-02-01), Arya
patent: 6223278 (2001-04-01), Morrison
patent: 6243786 (2001-06-01), Huang et al.
patent: 6295601 (2001-09-01), Steele, Jr.
patent: 6336212 (2002-01-01), Gray et al.
patent: 6370639 (2002-04-01), Huck et al.
patent: 6604188 (2003-08-01), Coon et al.
patent: 6728865 (2004-04-01), Coon et al.
patent: 7134001 (2006-11-01), Coon et al.
patent: 7219335 (2007-05-01), Moas et al.
Ozer et al., A Fast Interrupt Handling Scheme For VLIW Processors, Oct. 12-18, 1998, Proceedings of International conference On Parallel Architectures and Compilation Technoques, pp. 136-141.
Hennessy, John L. et al., Computer Architecture a Quantitative Approach, 1996, Morgan Kaufmann Publishers, Inc., 2.sup.nd Ed., pp. 130 and 284-289.
Patterson et al.; “Computer Archetecture A Quantitive Apprach”; Morgan Kaufmann Publishers, Inc.; 2nd edition, San Francisco, CA; 1990.
Patterson et al.; “Computer Architecture a Quantitative Approach”; Morgan Kaufmann Publishers, Inc.; 2nd Edition, San Francisco, CA; 1990.
Coon Brett
D'Souza Godfrey
Serris Paul
LandOfFree
Pipeline replay support for unaligned memory operations does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pipeline replay support for unaligned memory operations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipeline replay support for unaligned memory operations will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2639714