Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Reducing an impact of a stall or pipeline bubble
Reexamination Certificate
2006-06-06
2006-06-06
Chaki, Kakali (Department: 2193)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
Reducing an impact of a stall or pipeline bubble
Reexamination Certificate
active
07058793
ABSTRACT:
A synchronous pipeline design is provided that includes a first predetermined number of fetch logic sections, or “stages”, and a second predetermined number of execution stages. Instructions are retrieved from memory and undergo instruction pre-decode and decode operations during the fetch stages of the pipeline. Thereafter, decoded instruction signals are passed to the execution stages of the pipeline, where the signals are dispatched to other execution logic sections to control operand address generation, operand retrieval, any arithmetic processing, and the storing of any generated results. Instructions advance within the various pipeline fetch stages in a manner that may be independent from the way instructions advance within the execution stages. Thus, in certain instances, instruction execution may stall such that the execution stages of the pipeline are not receiving additional instructions to process. This may occur, for example, because an operand required for instruction execution is unavailable. It may also occur for certain instructions that require additional processing cycles. Even though instructions are not entering the execution stages, instructions may continue to enter the fetch stages of the pipeline until all fetch stages are processing a respective instruction. As a result, when normal instruction execution resumes within the execution stages of the pipeline, all fetch stages of the pipeline have been filled, and pre-decode and decode operations have been completed for those instructions awaiting the entry into the execution stages of the pipeline.
REFERENCES:
patent: 5325495 (1994-06-01), McLellan
patent: 5490255 (1996-02-01), Rawlinson et al.
patent: 5577259 (1996-11-01), Alferness et al.
patent: 5778423 (1998-07-01), Sites et al.
patent: 6026477 (2000-02-01), Kyker et al.
patent: 6112295 (2000-08-01), Bhamidipati et al.
patent: 6157988 (2000-12-01), Dowling
patent: 6351803 (2002-02-01), Peng et al.
Hayes, John P.; “Computer Architecture and Organization: Second Edition”; McGraw-Hill Series in Computer Organization and Architecture; 1988; pp. 377 and 592.
Hayes, JohnP., “Computer Architecture and Organization”, McGraw-Hill Book Company, 1978, pp. 223-224.
Smith et al., “The Microarchitecture of Superscalar Processors”, Proceedings of The IEEE, vol. 83 No. 12, Dec. 1995, pp. 1609-1624.
Hartnett Thomas D.
Kuslak John S.
Lucas Gary J.
Chaki Kakali
Johnson Charles A.
McMahon Beth L.
Starr Mark T.
Unisys Corporation
LandOfFree
Pipeline controller for providing independent execution... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pipeline controller for providing independent execution..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipeline controller for providing independent execution... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3660247