Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral adapting
Reexamination Certificate
2008-11-13
2011-11-01
Hafiz, Tariq (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral adapting
C710S008000, C710S011000, C710S014000, C710S063000, C710S100000, C710S105000
Reexamination Certificate
active
08051228
ABSTRACT:
An integrated processor design includes physical interface macros supporting heterogeneous electrical properties. The processor design comprises a plurality of processing cores and a plurality of physical interfaces to connect to a memory interface, a peripheral component interconnect express (PCI Express or PCIe) interface for input/output, an Ethernet interface for network communication, and/or a serial attached SCSI (SAS) interface for storage.
REFERENCES:
patent: 4635140 (1987-01-01), Uchimi
patent: 5351087 (1994-09-01), Christopher et al.
patent: 5781799 (1998-07-01), Leger et al.
patent: 5790839 (1998-08-01), Luk et al.
patent: 6038400 (2000-03-01), Bell et al.
patent: 6065077 (2000-05-01), Fu
patent: 6192482 (2001-02-01), Casper et al.
patent: 6275975 (2001-08-01), Lambrecht et al.
patent: 6330645 (2001-12-01), Harriman
patent: 6647001 (2003-11-01), Bhagavath et al.
patent: 6748475 (2004-06-01), Sørensen
patent: 6768742 (2004-07-01), Godfrey
patent: 6910092 (2005-06-01), Calvignac et al.
patent: 6973658 (2005-12-01), Nguyen
patent: 7126947 (2006-10-01), Kalkunte et al.
patent: 7200832 (2007-04-01), Butt et al.
patent: 7254650 (2007-08-01), Lin et al.
patent: 7318112 (2008-01-01), Park
patent: 7401162 (2008-07-01), Baker et al.
patent: 7412588 (2008-08-01), Georgiou et al.
patent: 7535254 (2009-05-01), Case
patent: 7710903 (2010-05-01), Finn et al.
patent: 2003/0046625 (2003-03-01), Menon et al.
patent: 2004/0049604 (2004-03-01), Nation et al.
patent: 2006/0234637 (2006-10-01), Mellitz
patent: 2007/0058657 (2007-03-01), Holt et al.
patent: 2007/0176625 (2007-08-01), Hayashi et al.
patent: 2008/0282030 (2008-11-01), Kalwitz et al.
patent: 2009/0059713 (2009-03-01), Ijitsu
patent: 2009/0103675 (2009-04-01), Yousefi Moghaddam et al.
patent: 2010/0122011 (2010-05-01), Arimilli et al.
Markovic et al., “On micro-macro interface conditions for micro scale based FEM for inelastic behavior of heterogeneous materials”, Computer Methods in Applied Mechanics and Engineering, vol. 193, Issues 48-51, Dec. 2004, pp. 5503-5523.
Hoke et al., “Self-timed interface for S/390 I/O subsystem interconnection”, IBM Journal of Research and Development, vol. 43, No. 5/6, 1999, pp. 1-12.
U.S. Appl. No. 12/270,569, Image File Wrapper printed from PAIR Sep. 14, 2010, 1 page.
Final Office Action mailed Jan. 24, 2011 for U.S. Appl. No. 12/270,569; 19 pages.
Response to Office Action filed with the USPTO on Nov. 18, 2010 for U.S. Appl. No. 12/270,569; 15 pages.
Appeal Brief filed Jun. 7, 2011, U.S. Appl. No. 12/270,569, 28 pages.
Interview Summary mailed Mar. 22, 2011 for U.S. Appl. No. 12/270,569; 3 pages.
Arimilli Ravi K.
Dreps Daniel M.
Seminaro Edward J.
Gernardt Diana R.
Hafiz Tariq
International Business Machines - Corporation
Tkacs Stephen R.
Walder, Jr. Stephen J.
LandOfFree
Physical interface macros (PHYS) supporting heterogeneous... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Physical interface macros (PHYS) supporting heterogeneous..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Physical interface macros (PHYS) supporting heterogeneous... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4303295