Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-11-11
2009-06-09
Whitmore, Stacy A (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07546562
ABSTRACT:
In one embodiment of the invention, a physical integrated circuit (IC) design tool is provided including a design uncertainties file, a user interface (UI) software module, and a design analysis software module coupled to the UI software module, and the design uncertainties file. The design uncertainties file includes a plurality of predetermined IC design uncertainties. The UI software module communicates the plurality of predetermined IC design uncertainties to a user for selection and receives the selected IC design uncertainties from the user. The design analysis software module analyzes a circuit in response to the selected IC design uncertainties.
REFERENCES:
patent: 7395516 (2008-07-01), Fujimora et al.
patent: 2004/0243954 (2004-12-01), Devgan et al.
patent: 2005/0108674 (2005-05-01), Darringer et al.
patent: 2005/0278672 (2005-12-01), Hosono et al.
patent: 2006/0150129 (2006-07-01), Chiu et al.
patent: WO 2004/059539 (2004-07-01), None
patent: WO 2006/127409 (2006-11-01), None
patent: WO 2006/127538 (2006-11-01), None
patent: WO 2009/003139 (2008-12-01), None
M. Orshansky, L. Milor, and C. Hu. Characterization of Spatial Intrafield Gate CD Variability, Its Impact on Circuit Performance, and Spatial Mask-Level Correction. Semiconductor Manufacturing, IEEE Transactions on, 17(1):2-11, Feb. 2004.
M. Orshanksy, L. Milor, P. Chen, K. Keutzer, and C. Hu. Impact of Spatial Intrachip Gate Length Variability on the Performance of High-Speed Digital Circuits. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, pp. 544-553, 2002.
R. Venkatraman, R. Castagnetti, Kobozeva, F. Duan, A. Kamath, S. Sabbagh, M. Vilchis-Cruz. J Liaw, J.-C. You. and S. Ramesh. The Design, Analysis, and Development of Highly Manufacturable 6-T SRAM Bitcells for SoC Applications. Electron Devices, IEEE Transactions on, 52:218-226, Feb. 2005.
C. Visweswariah, K. Ravindran, K. Kalafala, S.G Walker, and S. Narayan. First-Order Incremental Block-Based Statistical Timing Analysis. in DAC '04: Proceedings of the 41st annual conference on Design automation, pp. 331-336, New York, NY, USA, 2004. ACM Press.
J. Yang, L. Capodieci, and D. Sylvester. Advanced Timing Analysis Based on Post-OPC Extraction of Critical Dimensions. in DAC '05: Proceedings of the 42nd annual conference on Design automation, pp. 359-364, New York, NY, USA, 2005. ACM Press.
B. Stine, D. Boning, J. Chung, D. Ciplickas, and J. Kibarian Simulating the Impact of Poly-CD Wafer-Level and Die-Level Variation On Circuit Performance. International Workshop on Statistical Metrology, 1997, pp. 24--27.
T. Ohtsuki, S.W. Director, and W. Maly. Advances in CAD for VLSI vol. 8; Statistical Approach to VSLI. Introduction to Design for Manufacturability of VLSI Circuits, by W. Maly. Statistical Simulation of Modern Industrial Fabrication Process, by P.K Mozumder, et al. Elsevier Science B.V. pp. 3-100 and 331-339. Amsterdam, The Netherlands, 1994.
L. Scheffer, L. Lavagno, and G. Martin. EDA for IC System Design, Verification, and Testing. EDA for IC Implementation, Circuit Design, and Process Technology. pp. 6:12-6:17, 19:1-19:23. Taylor and Francis Group, 2006. Boca Raton, FL, US.
Alford Bill
Alford Law Group, Inc.
Cadence Design Systems Inc.
Dimyan Magid Y
Whitmore Stacy A
LandOfFree
Physical integrated circuit design with uncertain design... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Physical integrated circuit design with uncertain design..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Physical integrated circuit design with uncertain design... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4096535