Phasing for a multi-threaded network processor

Details Phasing for a multi-threaded network processor Phasing for a multi-threaded network processor

2003-08-14

2008-10-21

An, Meng-Ai (Department: 2195)

Electrical computers and digital processing systems: virtual mac

Task management or control

Process scheduling

C718S108000, C712S219000, C712S220000, C709S250000

Reexamination Certificate

active

07441245

ABSTRACT:
A method of and apparatus for associating units of data with threads of a multi-threaded processor for processing, and enabling each thread to perform processing for at least two of the data units during a thread execution period. The thread execution period is divided among phases, and each of the data units processed by a thread is processed by a different one of the phases.

REFERENCES:
patent: 6507862 (2003-01-01), Joy et al.
patent: 6532509 (2003-03-01), Wolrich et al.
patent: 6633865 (2003-10-01), Liao
patent: 6836808 (2004-12-01), Bunce et al.
patent: 7000048 (2006-02-01), McAlpine et al.
patent: 7085274 (2006-08-01), Rahim et al.
patent: 7325099 (2008-01-01), Jain et al.
patent: 7360064 (2008-04-01), Steiss et al.
patent: 2001/0000046 (2001-03-01), Wright et al.
patent: 2003/0023835 (2003-01-01), Kalafatis et al.
patent: 2003/0135351 (2003-07-01), Wilkinson et al.
patent: 2003/0163589 (2003-08-01), Bunce et al.
patent: 2003/0236919 (2003-12-01), Johnson et al.
patent: 2003/0236968 (2003-12-01), Basu et al.
patent: 2005/0005088 (2005-01-01), Yearsley et al.
patent: 2007/0005942 (2007-01-01), Vinitzky et al.
Intel Technology Journal, “Network Processsors”, Aug. 15, 2002, pp. 1-93.
Laudon et al., “Interleaving: A Multithreading Technique Targeting Multiprocessors and Workstations”, ACM, 1994, pp. 308-318.
Ungerer et al., “A Survey of Processors With Explicit Multithreading”, ACM, Mar. 2002, pp. 29-63.
Adiletta, Matthew, et al., “Packet over Sonet: Achieving 10 Gigabit/sec Packet Processing with an IXP2800”,Intel Technology Journal, vol. 6, Issue 3, (2002), pp. 29-39.
Johnson, Erik, et al., “IXP1 200 Programming”,Intel Press, Chapter 13, (2002), pp. 291-311.

Affiliated with

Also associated with

Rating

Phasing for a multi-threaded network processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phasing for a multi-threaded network processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phasing for a multi-threaded network processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4014178