Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Patent
1994-11-14
1996-05-14
Chin, Stephen
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
375376, 327336, 331 16, 331 17, 331 25, 455260, H04L 700
Patent
active
055175341
ABSTRACT:
An accumulator-based phase locked loop reduces phase noise by shifting the energy of the phase noise to higher frequencies. A second accumulator is inserted between a first accumulator and a pulse generator to integrate a phase error from the first accumulator referenced to a clock signal. The output of the pulse generator is an approximation frequency signal that is compared with a comparable frequency signal derived from a reference signal to produce an error signal to control the frequency of the clock signal.
REFERENCES:
patent: 4204174 (1980-05-01), King
patent: 4593271 (1986-06-01), Candy
patent: 4609881 (1986-09-01), Wells
patent: 4816774 (1989-03-01), Martin
patent: 4951004 (1990-08-01), Sheffer et al.
patent: 4965531 (1990-10-01), Riley
patent: 5038117 (1991-08-01), Miller
patent: 5055802 (1991-10-01), Hietala et al.
patent: 5056054 (1991-10-01), Wong et al.
patent: 5166642 (1992-11-01), Hietala
Microwaves & RF--"Fast Synthesizers"--p. 122--Sep. 1991.
Hewlett-Packard Journal Feb. 1989--"A Generating a Phase-Locked Binary Reference Frequency"--p. 68.
Analog Devices, Inc.--Mixed-Signal Design Seminar, VI-4 through VI-7 Copyright @ 1991, ISBN-0-916550-08-7.
Chin Stephen
Gray Francis I.
Le Amanda T.
Tektronix Inc.
LandOfFree
Phase locked loop with reduced phase noise does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Phase locked loop with reduced phase noise, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase locked loop with reduced phase noise will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1902791