Phase-locked loop (PLL) circuit containing a frequency detector

Details Phase-locked loop (PLL) circuit containing a frequency detector Phase-locked loop (PLL) circuit containing a frequency detector

1998-01-28

2000-12-12

Pham, Chi H.

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

375327, 327147, 329325, H03D 324, H03D 318, H03D 302, H03L 706

Patent

active

061608602

ABSTRACT:
An extended frequency lock range is achieved in a phase-locked loop (PLL) circuit based on sampled phase detectors by introducing frequency feedback into the PLL circuit. At least one data sampler samples adjacent bits of incoming data, such as data bits D.sub.X and D.sub.Y, and an edge detector samples an edge, E, of the incoming data signal between the two data bits, D.sub.X and D.sub.Y. Sequence values "101" or "010" for the data bits D.sub.X, E and D.sub.Y, are not valid and indicate that the VCO is sampling the incoming data stream too slowly. When sequence values of "101" or "010" are measured by the sampled phase detectors, the frequency of the VCO output, V.sub.O, is known to be too low, and a constant current is preferably injected by the sampled phase detector into the PLL, until the frequency becomes too high, upon which a constant current of opposite polarity is applied. A PLL circuit having a frequency detector in combination with a biased phase detector is also disclosed, to ensure that the PLL can be locked. A biased phase detector applies more phase error correction in one direction than in the other direction. For example, a positive biased phase detector applies more positive current, I.sub.UP, over time than negative current, I.sub.DOWN. The VCO control voltage is initialized to a value below the lock-in voltage for a positive biased phase detector embodiment, and the positive biased phase detector will cause a steady increase in the VCO control voltage until the PLL locks, thereby causing the phase error to be approximately zero.

REFERENCES:
patent: 5299237 (1994-03-01), Head
patent: 5809207 (1998-09-01), Miyagi et al.
patent: 5835542 (1998-11-01), Lu
patent: 5943378 (1999-08-01), Keba et al.
T.H. Hu, P.R. Gray, "A Monolithic 480 Mb/s Parallel AGC/Decision/Clock-Recovery Circuit in 1.2-.mu.m CMOS," I.E.E.E. J. of Solid-State Circuits, vol. 28, No. 12, 1314-20 (1993).
J.D.H. Alexander, "Clock Recovery From Random Binary Signals," Electr. Lett., vol. 11, No. 22, 541-42 (Oct. 1975).

Affiliated with

Also associated with

Rating

Phase-locked loop (PLL) circuit containing a frequency detector does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase-locked loop (PLL) circuit containing a frequency detector , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase-locked loop (PLL) circuit containing a frequency detector will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-224505