Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Patent
1994-11-04
1997-11-25
Chin, Wellington
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
375373, 375375, 375371, 331 14, 331 18, H03D 324
Patent
active
056920237
ABSTRACT:
A phase locked loop includes a voltage controlled oscillator (VCO) for generating output VCO pulses. A frequency divider divides the VCO pulses by a variable number to produce frequency divided pulses whose phase is compared with that of input reference pulses by a phase detector. An update pulse is produced by the phase comparator having a pulsewidth corresponding to the detected phase difference. A pulse generator generates a train of update pulses having a combined pulsewidth equal to the pulsewidth of the update pulse, with the update pulses being substantially equally distributed within each period of the reference pulses to produce low output ripple. The update pulses are integrated by a loop filter to produce a D.C. control voltage that controls the VCO to vary the frequency of the VCO pulses such that the phase difference is adjusted toward zero. The frequency divider comprises a binary counter and a controller that enable the frequency divider to divide by a number N that is not a power of 2. The controller controls the counter to count to a number P which is the largest power of 2 smaller than N, and prevents the counter from counting R=N-P pulses that are substantially evenly distributed within a period of the reference pulses such that the frequency of the VCO pulses is divided by N.
REFERENCES:
patent: 4464771 (1984-08-01), Sorensen
patent: 4559505 (1985-12-01), Suarez et al.
patent: 4562410 (1985-12-01), O'Rourke
patent: 4649353 (1987-03-01), Sonnenberg
patent: 4736167 (1988-04-01), Kojima et al.
patent: 4746870 (1988-05-01), Underhill
patent: 4803680 (1989-02-01), Rukugo et al.
patent: 4857866 (1989-08-01), Tateishi
patent: 4935707 (1990-06-01), Irwin
patent: 4952889 (1990-08-01), Irwin et al.
patent: 5166644 (1992-11-01), Saito et al.
patent: 5180993 (1993-01-01), Dent
patent: 5221911 (1993-06-01), Kasperkovitz et al.
patent: 5254955 (1993-10-01), Saeki et al.
patent: 5329559 (1994-07-01), Wong et al.
patent: 5337335 (1994-08-01), Cloetens et al.
Chin Wellington
LSI Logic Corporation
Tran Congvan
LandOfFree
Phase locked loop including distributed phase correction pulses does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Phase locked loop including distributed phase correction pulses , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase locked loop including distributed phase correction pulses will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2113639