Oscillators – Automatic frequency stabilization using a phase or frequency... – Transistorized controls
Patent
1994-01-03
1995-11-07
Pascal, Robert J.
Oscillators
Automatic frequency stabilization using a phase or frequency...
Transistorized controls
331 57, 331 34, 331 17, H03L 7089
Patent
active
054650755
ABSTRACT:
A compact PLL circuit (100) and method of operation are provided which include a phase/frequency detector circuit (102), a control voltage generating circuit (110), and a VCO circuit (108) including at least one delay buffer circuit (118). A transmission gate (M3, M4) is arranged in series with each delay element (M5, M6) in the VCO circuit (108). A plurality of "power down" transistors (M3, M8-M9, M13-M16) are arranged strategically in the control circuit (110), and a "power down" transistor (M7) is arranged strategically in at least one delay buffer circuit (118). A filter arrangement (R1, R2, C) is included in the control circuit (110). Consequently, a relatively compact PLL circuit design is provided in which output jitter is minimized, the overall stability of the PLL is maximized, and only leakage current is drawn from the PLL circuit (100) during a "power down" mode of operation.
REFERENCES:
patent: 5168245 (1992-12-01), Koskowich
patent: 5247265 (1993-09-01), Norimatsu
IBM Technical Disclosure Bulletin, "Voltage-Controlled Oscillator", vol. 33 No. 10A, 1991, pp. 286-288.
Brady, II Wade James
Donaldson Richard L.
Holland Robby I.
Pascal Robert J.
Texas Instruments Incorporated
LandOfFree
Phase-locked loop circuit with minimum output jitter and maximum does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Phase-locked loop circuit with minimum output jitter and maximum, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase-locked loop circuit with minimum output jitter and maximum will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-199368