Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2005-09-20
2005-09-20
Bocure, Tesfaldet (Department: 2631)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C327S156000
Reexamination Certificate
active
06947514
ABSTRACT:
A phase locked loop (PLL) circuit is provided to operate in a broad band, including two separate loops one of which is for feed-back of an output from an oscillator to the same oscillator through its associative proportional control unit and the other of which is for feed-back of an output of an oscillator to the same oscillator via an integral control unit. The proportional control unit is arranged to control an output frequency of the oscillator and is operable to generate a control signal based on a difference between input and output signals. The integral control unit is arranged to control the phase of an output signal of the oscillator to thereby generate a control signal based on a phase difference between input and output signals.
REFERENCES:
patent: 5036294 (1991-07-01), McCaslin
patent: 5168245 (1992-12-01), Koskowich
patent: 5180214 (1993-01-01), Yeh et al.
patent: 5362990 (1994-11-01), Alvarez et al.
patent: 5414390 (1995-05-01), Kovacs et al.
patent: 5422911 (1995-06-01), Barrett et al.
patent: 5475718 (1995-12-01), Rosenkranz
patent: 5512860 (1996-04-01), Huscroft et al.
patent: 5552733 (1996-09-01), Lesmeister
patent: 5566204 (1996-10-01), Kardontchik et al.
patent: 5577073 (1996-11-01), White
patent: 5710526 (1998-01-01), Nauta et al.
patent: 5783956 (1998-07-01), Ooishi
patent: 5825640 (1998-10-01), Quigley et al.
patent: 5909474 (1999-06-01), Yoshizawa
patent: 5936445 (1999-08-01), Babanezhad et al.
patent: 5999039 (1999-12-01), Holst et al.
patent: 6163186 (2000-12-01), Kurita
patent: 6177821 (2001-01-01), Morikawa
patent: 6229861 (2001-05-01), Young
patent: 6424230 (2002-07-01), Kocaman et al.
patent: 63-194419 (1988-08-01), None
patent: 2-154521 (1990-06-01), None
patent: 3-212022 (1991-09-01), None
patent: 3-235425 (1991-10-01), None
patent: 6-112820 (1994-04-01), None
patent: 6-202763 (1994-07-01), None
patent: 6-303133 (1994-10-01), None
patent: 8-139597 (1996-05-01), None
Aoki Hirokazu
Hotta Takashi
Kato Kazuo
Kurita Kozaburo
Sase Takashi
Antonelli Terry Stout & Kraus LLP
Bocure Tesfaldet
Renesas Technology Corporation
LandOfFree
Phase-locked loop circuit, information processing apparatus,... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Phase-locked loop circuit, information processing apparatus,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase-locked loop circuit, information processing apparatus,... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3376731