Phase error determination method and digital phase-locked...

Details Phase error determination method and digital phase-locked... Phase error determination method and digital phase-locked...

2006-12-04

2008-12-23

Torres, Joseph D (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Data pulse evaluation/bit decision

Reexamination Certificate

active

07469367

ABSTRACT:
In a digital PLL system, instead of measuring a binarized playback RF signal with a high frequency clock, pulse-length data is generated by using N phase clocks (for example, 16 phase clocks). The pulse-length data is then run-length counted with a virtual channel clock so as to extract data. In this digital PLL system, the number of changing points of an asynchronous signal during an interval between adjacent clocks of the N phase clocks is detected so as to determine phase errors from the detected number of changing points. Phase errors are also determined from the timing relationship between changing points of a signal synchronized with the N phase clocks and each clock of the N phase clocks.

REFERENCES:
patent: 5223931 (1993-06-01), Fernsler et al.
patent: 5400370 (1995-03-01), Guo
patent: 6078200 (2000-06-01), Miyano
patent: 6340910 (2002-01-01), Saeki
patent: 6741668 (2004-05-01), Nakamura
patent: 7233638 (2007-06-01), Sumiyoshi
patent: 09-247137 (1997-09-01), None
patent: 11-341306 (1999-12-01), None

Affiliated with

Also associated with

Rating

Phase error determination method and digital phase-locked... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase error determination method and digital phase-locked..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase error determination method and digital phase-locked... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4039692