Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Patent
1997-06-27
1999-10-05
Ghebretinsae, Temesghen
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
370517, 327161, H04L 700
Patent
active
059636068
ABSTRACT:
A phase error cancellation apparatus captures data bits of a serialized data stream with reduced phase error by aligning a generated clock signal to the data stream. The phase error cancellation apparatus includes a data delay pipe, a clock generator, a clock delay pipe, and a data stream sampling element. The data delay pipe receives the data stream and delays the data bits by a first amount. The clock generator generates a clock signal that the clock delay pipe delays by a second amount. The data stream sampling element receives the delayed data bits and the delayed clock signal, and samples the delayed data bits using the delayed clock signal to recover the data bits from the data stream with reduced phase error.
REFERENCES:
patent: 4390985 (1983-06-01), Fourcade et al.
patent: 5081655 (1992-01-01), Long
patent: 5374860 (1994-12-01), Llewellyn
patent: 5463351 (1995-10-01), Marko et al.
patent: 5550860 (1996-08-01), Georgiou et al.
patent: 5594762 (1997-01-01), Joo et al.
Yang et al., "A 0.8 .mu.m CMOS 2.5Gb/s Oversampled Receiver for Serial Links," 1996 IEEE International Solid-State Circuits Conference, p. 200-201.
Ewen et al., Slngle-Chip 1062Mbaud CMOS Transceiver for Serial Data Communication, 1995 IEEE International Solid-State Circuits Conference, p. 32-33.
Bosnyak Robert J.
Drost Robert J.
Ghebretinsae Temesghen
Sun Microsystems Inc.
LandOfFree
Phase error cancellation method and apparatus for high performan does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Phase error cancellation method and apparatus for high performan, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase error cancellation method and apparatus for high performan will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1180387