Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2006-11-14
2010-06-08
Torres, Juan A (Department: 2611)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C327S156000, C331S025000
Reexamination Certificate
active
07734002
ABSTRACT:
A phase difference detector having concurrent fine and coarse capabilities synchronizes operations of coarse and fine phase detectors. In one embodiment, clusters of fine timing markers are generated by delay stages of a delay locked loop. The K'th one of every cluster of J fine timing markers is designated as a coarse marker. A first timer determines which of J fine markers in a first cluster is closest to a rising edge of a reference signal. A second timer determines which of J fine markers in a second cluster is closest to a rising edge of a follower signal. A third timer determines how many coarse markers separate the rising edges of the reference and follower signals. Temporal displacement values obtained from the determinations of the first though third timers are combined to produce a phase displacement measurement signal of broad range and high precision across its operating range.
REFERENCES:
patent: 5191336 (1993-03-01), Stephenson
patent: 5398263 (1995-03-01), Vanderspool et al.
patent: 5708395 (1998-01-01), Yamauchi et al.
patent: 6067039 (2000-05-01), Pyner et al.
patent: 6304623 (2001-10-01), Richards et al.
patent: 6483389 (2002-11-01), Lamb
patent: 6489824 (2002-12-01), Miyazaki et al.
patent: 6525578 (2003-02-01), Ooishi
patent: 6774694 (2004-08-01), Stern et al.
patent: 6819117 (2004-11-01), Wilsher
patent: 6937076 (2005-08-01), Gomm
patent: 7028207 (2006-04-01), Gomm
patent: 7215584 (2007-05-01), Butt et al.
patent: 7221724 (2007-05-01), Schell
Tabatabaei, “Jitter generation and measurement for test of multi-Gbps serial IO”, ITC 2004, International Test Conference, 2004. Proceedings, 2004 pp. 1313-1321.
Song, “A delay locked loop circuit with mixed-mode tuning”, ASICs, 1999, AP-ASIC '99, The First IEEE Asia Pacific Conference on Aug. 23-25, 1999 pp. 347-350.
Arai, “A high-resolution time digitizer utilizing dual PLL circuits”, 2004 IEEE Nuclear Science Symposium Conference Record, vol. 2, Oct. 16-22, 2004 pp. 969-973 vol. 2.
Integrated Device Technology inc.
Parris Tracy
Torres Juan A
LandOfFree
Phase difference detector having concurrent fine and coarse... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Phase difference detector having concurrent fine and coarse..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase difference detector having concurrent fine and coarse... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4173653