Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2011-01-25
2011-01-25
Barnie, Rexford N (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S047000
Reexamination Certificate
active
07876126
ABSTRACT:
In one embodiment, the integrated circuit has a L-level permutable switching network (L-PSN) comprising L levels of intermediate conductors. The integrated circuit can be used in electronic devices, such as switching networks, routers, and programmable logic circuits, etc.
REFERENCES:
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4870302 (1989-09-01), Freeman
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5396126 (1995-03-01), Britton et al.
patent: 5457410 (1995-10-01), Ting
patent: 5469003 (1995-11-01), Kean
patent: 5598109 (1997-01-01), Leong et al.
patent: 5825202 (1998-10-01), Tavana et al.
patent: 5841775 (1998-11-01), Huang
patent: 5883526 (1999-03-01), Reddy et al.
patent: 5914616 (1999-06-01), Young et al.
patent: 6051991 (2000-04-01), Ting
patent: 6417694 (2002-07-01), Reddy et al.
patent: 6507217 (2003-01-01), Ting
patent: 6594810 (2003-07-01), Reblewski et al.
patent: 6597196 (2003-07-01), Ting
patent: 6693456 (2004-02-01), Wong
patent: 6747482 (2004-06-01), Ting
patent: 6940308 (2005-09-01), Wong
patent: 6975139 (2005-12-01), Pani et al.
patent: 7065076 (2006-06-01), Nemazie
patent: 7123612 (2006-10-01), Lu
patent: 7142012 (2006-11-01), Ting
patent: 7256614 (2007-08-01), Pani et al.
patent: 7417457 (2008-08-01), Pani et al.
patent: 7423453 (2008-09-01), Ting et al.
patent: 7557613 (2009-07-01), Pani et al.
patent: 2001/0007428 (2001-07-01), Young et al.
patent: 2002/0186044 (2002-12-01), Agrawal et al.
patent: 2007/0285126 (2007-12-01), Kaptanoglu
patent: 2009/0273368 (2009-11-01), Pani et al.
International Search Report and Written Opinion of the International Searching Authority mailed Nov. 25, 2009 for PCT/US09/58818 filed Sep. 29, 2009, 17 pages.
Shoup, R.G., “Programmable Cellular Logic Arrays”, Abstract, Ph.D. Dissertation, Carnegie Mellon University, Pittsburg, Pennsylvania, Mar. 1970, pp. ii-121.
Spandorfer, L.M., “Synthesis of Logic Functions on an Array of Integrated Circuits”, Contract: AF 19 (628) 2907, Project: 4645, Task: 464504, Final Report, Nov. 30, 1965.
Notice of allowance mailed Dec. 10, 2009 for U.S. Appl. No. 12/327,702, filed Dec. 3, 2008, 14 pages.
Notice of allowance mailed Dec. 10, 2009 for U.S. Appl. No. 12/327,704, filed Dec. 3, 2008, 15 pages.
Notice of Allowance mailed Jun. 7, 2010 for U.S. Appl. No. 12/703,624, filed Feb. 10, 2010, 14 pages.
Pani Peter M.
Ting Benjamin S.
Advantage Logic, Inc.
Barnie Rexford N
Blakely , Sokoloff, Taylor & Zafman LLP
Hammond Crystal L
LandOfFree
Permutable switching network with enhanced interconnectivity... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Permutable switching network with enhanced interconnectivity..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Permutable switching network with enhanced interconnectivity... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2657199