Semiconductor device manufacturing: process – Formation of semiconductive active region on any substrate – Fluid growth from gaseous state combined with preceding...
Reexamination Certificate
2007-04-24
2007-04-24
Chambliss, Alonzo (Department: 2814)
Semiconductor device manufacturing: process
Formation of semiconductive active region on any substrate
Fluid growth from gaseous state combined with preceding...
C438S505000, C438S735000, C438S798000
Reexamination Certificate
active
10051886
ABSTRACT:
A plurality of successive layers are firmly adhered to one another and to a wafer surface and an electrical component or sub-assembly even when the wafer surface is not even and the layers are bent. The wafer surface is initially cleaned by an ion bombardment of an inert gas (e.g. argon) on the wafer surface in an RF discharge at a relatively high gas pressure. The wafer surface is then provided with a microscopic roughness by applying a low power so that the inert gas (e.g. argon) ions do not have sufficient energy to etch the surface. A layer of chromium is then sputter deposited on the wafer surface as by a DC magnetron with an intrinsic tensile stress and low gas entrapment by passing a minimal amount of the inert gas through the magnetron and by applying no RF bias to the wafer. The chromium layer is atomically bonded to the microscopically rough wafer surface. A layer of a nickel-vanadium alloy is deposited on the chromium layer and a layer of a metal selected from the group consisting of gold, silver and copper is deposited on the nickel-vanadium layer. The nickel-vanadium layer is deposited between the chromium layer and the metal layer with an intrinsic compressive stress by applying an RF bias to the wafer to neutralize the intrinsic tensile stress of the chromium layer and any intrinsic stress of the metal layer. The electrical component is adhered as by solder to the metal selected from the group consisting of gold, silver and copper.
REFERENCES:
patent: 5096536 (1992-03-01), Cathey, Jr.
patent: 6130170 (2000-10-01), David et al.
patent: 6294444 (2001-09-01), Ueno
patent: 6375810 (2002-04-01), Hong
patent: 6399411 (2002-06-01), Hori et al.
patent: 6806173 (2004-10-01), Spitz et al.
patent: 2003/0017628 (2003-01-01), Li et al.
patent: 2003/0068898 (2003-04-01), Lee et al.
patent: 2004/0063298 (2004-04-01), Aga et al.
patent: 0010971 (1980-05-01), None
patent: 1306896 (2003-05-01), None
patent: 2106714 (1983-04-01), None
patent: 2002033325 (2002-01-01), None
patent: WO01/84619 (2001-11-01), None
“Pit corrosion inhibition in Sputtered Thin Films”, Apr. 1, 1993, IBM Technical Disclosure Bulletin, vol. 36, pp. 405 and 406.
“Multilayer Ground Plane Fabrication”, Apr. 1, 1969, IBM Technical Disclosure Bulletin, vol. 11, pp. 1596-1597.
D.B. Beach, “Design of low-temperature thermal chemical vapor deposition processes”, IBM J. REs. Develop., Nov. 1990, vol. 34, No. 6,.
Valery Felmetsger, “Tailoring Sputtered Cr Films on Large Wafers”, 1999, Sputtered Films, Inc., pp. 1-8.
Valery Felmetsger, “Stress Control in multi-Layer Backside Metallization of Thinned Wafers”, Oct. 1999, Sputtered Films, Inc., pp. 1-15.
Chambliss Alonzo
Fliesler & Meyer LLP
Tegal Corporation
LandOfFree
Permanent adherence of the back end of a wafer to an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Permanent adherence of the back end of a wafer to an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Permanent adherence of the back end of a wafer to an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3756120