Peripheral access with synchronization feature

Details Peripheral access with synchronization feature Peripheral access with synchronization feature

1993-09-29

2000-03-14

Trammell, James P.

Electrical computers and digital data processing systems: input/

Input/output data processing

Input/output process timing

G06F 104

Patent

active

060386223

ABSTRACT:
A data processing apparatus includes control circuitry (15, 73) connectable to a peripheral device (17) for performing an access of the peripheral device, and data processing circuitry (13) connected to the control circuitry. The control circuitry includes synchronizing circuitry (29, 77) for synchronizing the control circuitry with the data processing circuitry after completion of the peripheral access.

REFERENCES:
patent: 4827476 (1989-05-01), Garcia
patent: 4884234 (1989-11-01), Keys et al.
patent: 4965722 (1990-10-01), Tokuume
patent: 5033027 (1991-07-01), Amin
patent: 5201036 (1993-04-01), Yoshimatsu
patent: 5208779 (1993-05-01), Walther et al.
patent: 5239639 (1993-08-01), Fischer et al.
patent: 5265053 (1993-11-01), Naradone et al.
patent: 5276858 (1994-01-01), Oak et al.
patent: 5335201 (1994-08-01), Walter et al.
patent: 5345574 (1994-09-01), Sakurada et al.

Affiliated with

Also associated with

Rating

Peripheral access with synchronization feature does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Peripheral access with synchronization feature, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Peripheral access with synchronization feature will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-179543