Performing static timing analysis of an integrated circuit...

Details Performing static timing analysis of an integrated circuit... Performing static timing analysis of an integrated circuit...

2006-09-27

2009-12-22

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07636905

ABSTRACT:
An apparatus and method perform static timing analysis on an integrated circuit design. Certain pessimistic assumptions regarding slack when data launch and clock test signals are on opposite edges and derived from common logic blocks are improved by creating a dummy clock edge that is on the same edge as the data launch signal, and allowing the timing tool to compute the slack improvement using its native functions. The slack improvement is then multiplied by a conversion factor, and the result is used to adjust the slack. The apparatus and method give credit for slack in common blocks automatically, thereby allowing a large number of pessimistic slack values to be automatically corrected and reducing the workload of an integrated circuit designer in addressing the timing problems in an integrated circuit design.

REFERENCES:
patent: 2004/0268279 (2004-12-01), Oleksinski et al.
patent: 2005/0183051 (2005-08-01), Darsow et al.

Affiliated with

Also associated with

Rating

Performing static timing analysis of an integrated circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Performing static timing analysis of an integrated circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Performing static timing analysis of an integrated circuit... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4082202