Performing speculative system memory reads prior to decoding dev

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395481, G06F 1300

Patent

active

056030100

ABSTRACT:
A method of improving computer system performance during memory reads. Prior art computer systems experience a considerable time penalty during microprocessor reads from system memory. This time penalty is mitigated by the method of the present invention, wherein data is speculatively retrieved from system memory upon receipt of a microprocessor read request. A microprocessor initiates a read request which is decoded by a memory controller. Before the decoding has completed, the memory controller speculatively begins to retrieve data from the system memory device. Thus if the decode step determines that the requested data is in system memory, the time required to retrieve the data is decreased.

REFERENCES:
patent: 5353429 (1994-10-01), Fitch

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Performing speculative system memory reads prior to decoding dev does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Performing speculative system memory reads prior to decoding dev, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Performing speculative system memory reads prior to decoding dev will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-350179

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.