Vector register validity indication to handle out-of-order eleme

Details Vector register validity indication to handle out-of-order eleme Vector register validity indication to handle out-of-order eleme

1994-12-01

1997-04-22

Pan, Daniel H.

395500, 39520003, G06F 938, G06F 1206

Patent

active

056236859

ABSTRACT:
Method and apparatus for vector processing on a computer system. As the last element of a group of elements (called a "chunk") in a vector register is loaded from memory, the entire chunk is marked valid and thus made available for use by subsequent or pending operations. The vector processing apparatus comprises a plurality of vector registers, wherein each vector register holds a plurality of elements. For each of the vector registers, a validity indicator is provided wherein each validity indicator indicates a subset of the elements in the corresponding vector register which are valid. A chunk-validation controller is coupled to the validity indicators operable to adjust a value of the validity indicator in response to a plurality of elements becoming valid. An arithmetic logical functional unit (ALFU) is coupled to the vector registers to execute functions specified by program instructions. A vector register controller is connected to control the vector registers in response to program instructions in order to cause valid elements of a selected vector register to be successively transmitted to said ALFU, so that elements are streamed through said ALFU at a speed that is determined by the availability of valid elements from the vector registers. The ALFU optionally comprises a processor pipeline to hold operand data for operations not yet completed while receiving operands for successive operations. The ALFU also optionally comprises an address pipeline to hold element addresses corresponding to the operands for operations not yet completed while receiving element addresses corresponding to the operands for successive operations.

REFERENCES:
patent: 4128880 (1978-12-01), Cray, Jr.
patent: 4617625 (1986-10-01), Nagashima et al.
patent: 4636942 (1987-01-01), Chen et al.
patent: 4661900 (1987-04-01), Chen et al.
patent: 4745545 (1988-05-01), Schiffleger
patent: 4745547 (1988-05-01), Buchholz et al.
patent: 4754398 (1988-06-01), Pribnow
patent: 4760545 (1988-07-01), Inagami et al.
patent: 4870569 (1989-09-01), Nakatami et al.
patent: 4901230 (1990-02-01), Chen et al.
patent: 5142638 (1992-08-01), Schiffleger
patent: 5247637 (1993-09-01), Leedom et al.
patent: 5349667 (1994-09-01), Kaneko
patent: 5349677 (1994-09-01), Cray et al.
patent: 5390300 (1995-02-01), Pribnow et al.
patent: 5442797 (1995-08-01), Casavant et al.
IBM Systems Journal, vol. 25, No. 1, 1986 Armonk, New York, US, pp. 51-62, W. Buchholz, "The IBM System/370 Vector Architecture."
International Search Report for PCT/US 95/09661; Date of completion: Nov. 16, 1995; Authorized Officer: T. Daskalakis.

Affiliated with

Also associated with

Rating

Vector register validity indication to handle out-of-order eleme does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Vector register validity indication to handle out-of-order eleme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vector register validity indication to handle out-of-order eleme will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-350180