Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate
2006-10-24
2006-10-24
Ellis, Kevin L. (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
Reexamination Certificate
active
07127567
ABSTRACT:
In some embodiments, a memory transaction is received that was sent over an unordered interconnect. A determination is made as to whether an address conflict exists between the memory transaction and another memory transaction. If the address conflict exists the memory transaction is forwarded only after waiting until the conflict is resolved. Other embodiments are described and claimed.
REFERENCES:
patent: 5701437 (1997-12-01), Kinjo et al.
patent: 5742831 (1998-04-01), Creta
patent: 5832304 (1998-11-01), Bauman et al.
patent: 5915264 (1999-06-01), White et al.
patent: 6347362 (2002-02-01), Schoinas et al.
patent: 6662276 (2003-12-01), Schoinas
patent: 6971098 (2005-11-01), Khare et al.
patent: 2005/0114601 (2005-05-01), Ramakrishnan
patent: 2005/0125580 (2005-06-01), Madukkarumukumana et al.
patent: 2005/0132365 (2005-06-01), Madukkarumukumana et al.
patent: 2005/0135176 (2005-06-01), Ramakrishnan et al.
patent: 2005/0188064 (2005-08-01), Schoinas
patent: 2005/0204193 (2005-09-01), Mannava et al.
patent: 2005/0273602 (2005-12-01), Wilson et al.
patent: 2005/0273633 (2005-12-01), Wilcox et al.
patent: 2005/0273635 (2005-12-01), Wilcox et al.
U.S. Appl. No. 10/859,656; Title: Packet Exchange For Controlling System Power Modes; Inventor: Jeffery Wilcox; Filing Date: Jun. 2, 2004.
U.S. Appl. No. 10/956,630; Title: Fault Processing for Direct Memory Access Address Translation; Inventor: Rajesh Madukkarumukumana; Filing Date: Sep. 30, 2004.
U.S. Appl. No. 10/956,206; Title: Caching Support for Direct Memory Access Address Translation; Inventor: Ioannis Schoinas; Filing Date: Sep. 30, 2004.
U.S. Appl. No. 10/956,198; Title: Address Translation for Input/Output Devices Using Hierarchical Translation Tables; Inventor: Ioannis Schoinas; Filing Date: Sep. 30, 2004.
U.S. Appl. No. 10/957,306; Title: Performance Enhancement of Address Translation Using Translation Tables Covering Large Address Spaces; Inventor: Ioannis Schoinas, Filing Date: Sep. 30, 2004.
U.S. Appl. No. 11/011,300; Title: Method, System, and Apparatus for Dynamic Reconfiguration of Resources; Inventor: Mani Ayyar; Filing Date: Dec. 13, 2004.
U.S. Appl. No. 11/011,801; Title: Method, System, and Apparatus for System Level Initialization; Inventor: Mani Ayyar; Filing Date: Dec. 13, 2004.
U.S. Appl. No. 11/026,314; Title: Direct Memory Access (DMA) Address Translation Between Peer Input/Output (I/O) Devices; Inventor: Rajesh Madukkarumukumana; Filing Date: Dec. 29, 2004.
U.S. Appl. No. 11/321,213; Title: Firm Partitioning in a System With a Point-to-Point Interconnect; Inventor: Ioannis Schoinas; Filing Date: Dec. 28, 2005.
U.S. Appl. No. 11/284,520; Title: In Band Configuration Agent For Link Based Computing System; Inventor: Eric Delano; Filing Date: Nov. 21, 2005.
U.S. Appl. No. 11/320,923; Title: Conditional and Vectored System Management Interrupts; Inventor: Mani Ayyar; Filing Date: Dec. 28, 2005.
Ramakrishnan Siva
Schoinas Ioannis
Anderson Rob D.
Ellis Kevin L.
Intel Corporation
LandOfFree
Performing memory RAS operations over a point-to-point... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Performing memory RAS operations over a point-to-point..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Performing memory RAS operations over a point-to-point... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3616043