Performing arbitration in a data processing apparatus

Details Performing arbitration in a data processing apparatus Performing arbitration in a data processing apparatus

2007-10-30

2007-10-30

Ray, Gopal C. (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

C710S240000, C710S316000, C710S110000, C709S208000, C711S147000, C370S362000, C370S462000

Reexamination Certificate

active

11431650

ABSTRACT:
An apparatus for arbitration within a data processing apparatus between a plurality of transfers to be routed over a corresponding plurality of paths provided by an interconnect circuit. The plurality of paths include a shared connection, the data processing apparatus having a plurality of initiator logic elements for initiating transfers and a plurality of recipient logic elements for receiving transfers, for each transfer the corresponding path coupling the initiator logic element responsible for initiating that transfer with the recipient logic element destined to receive that transfer. The apparatus provides arbitration logic with an indication as to whether the ready signal from a storage element has been asserted, and employs the arbitration logic to select, in dependence on predetermined criteria including at least that indication, one of the plurality of transfers for routing via the shared connection.

REFERENCES:
patent: 4215395 (1980-07-01), Bunyard et al.
patent: 4449183 (1984-05-01), Flahive et al.
patent: 5428796 (1995-06-01), Iskiyan et al.
patent: 5513331 (1996-04-01), Pawlowski et al.
patent: 5574868 (1996-11-01), Marisetty
patent: 5796732 (1998-08-01), Mazzola et al.
patent: 5920698 (1999-07-01), Ben-Michael et al.
patent: 6002675 (1999-12-01), Ben-Michael et al.
patent: 6097705 (2000-08-01), Ben-Michael et al.
patent: 6442170 (2002-08-01), Perlman et al.
patent: 6512397 (2003-01-01), Jacobson et al.
patent: 6571321 (2003-05-01), Rowlands et al.
patent: 6598083 (2003-07-01), Remer et al.
patent: 6640288 (2003-10-01), Rowlands et al.
patent: 6912612 (2005-06-01), Kapur et al.
patent: 6970966 (2005-11-01), Gemelli et al.
patent: 7047374 (2006-05-01), Sah et al.
patent: 7093989 (2006-08-01), Walmsley et al.
patent: 7096137 (2006-08-01), Shipton et al.
patent: 2003/0101307 (2003-05-01), Gemelli et al.
patent: 2005/0177633 (2005-08-01), Plunkett
patent: 2006/0206645 (2006-09-01), Bruce et al.
“Distributed packet processing in P2P networks” by Yao et al. (abstract only)□□Publication Date: Nov. 28-Dec. 2, 2005.
“Analtsis of macro-dataflow dynamic scheduling on nonuniform memory access architectures” by M. Al-Mouhamad (abstract only) Publication Date: Aug. 1993.
E.A. Varvarigos et al, “The ready-to-go virtual circuit protocol: a loss-free protocol for multigigabit networks using FIFO buffers” (abstract only) Oct. 1997.
W. Peterson, “The VMEbus Handbook: A User's Guide to the VME64 and VME64x Bus Specifications” 1997, pp. 11, 30, 77-78 & 151-170.

Affiliated with

Also associated with

Rating

Performing arbitration in a data processing apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Performing arbitration in a data processing apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Performing arbitration in a data processing apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3902631