Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2011-06-07
2011-06-07
Alphonse, Fritz (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S739000, C714S757000
Reexamination Certificate
active
07958436
ABSTRACT:
In one embodiment, the present invention includes a method for receiving incoming data in a processor and performing a checksum operation on the incoming data in the processor pursuant to a user-level instruction for the checksum operation. For example, a cyclic redundancy checksum may be computed in the processor itself responsive to the user-level instruction. Other embodiments are described and claimed.
REFERENCES:
patent: 5109498 (1992-04-01), Kamiya et al.
patent: 5323403 (1994-06-01), Elliott
patent: 5663952 (1997-09-01), Gentry
patent: 5701316 (1997-12-01), Alferness et al.
patent: 5946467 (1999-08-01), Pathakis et al.
patent: 5974574 (1999-10-01), Lennie et al.
patent: 6029186 (2000-02-01), DesJardins et al.
patent: 6191614 (2001-02-01), Schultz et al.
patent: 6237074 (2001-05-01), Phillips et al.
patent: 6279140 (2001-08-01), Slane
patent: 6631488 (2003-10-01), Stambaugh et al.
patent: 6907466 (2005-06-01), Alexander et al.
patent: 6957321 (2005-10-01), Sheaffer
patent: 6964008 (2005-11-01), Van Meter, III
patent: 7292586 (2007-11-01), Dewan et al.
patent: 7360142 (2008-04-01), Barash
patent: 7421637 (2008-09-01), Martinez et al.
patent: 7594124 (2009-09-01), Durham et al.
patent: 2004/0037319 (2004-02-01), Pandya
patent: 2004/0113814 (2004-06-01), Lochner
patent: 2004/0158793 (2004-08-01), Blightman et al.
patent: 2004/0243729 (2004-12-01), Milliken
patent: 2006/0242532 (2006-10-01), Joglekar et al.
patent: 0 609 595 (1994-08-01), None
patent: 200414042 (2004-08-01), None
patent: 200414045 (2004-08-01), None
patent: 1224729 (2004-09-01), None
patent: 1238945 (2005-09-01), None
“The iSCSI CRC23C Digest and the Simultaneous Multiply and Divide Algorithm”. Tuikov, Luben and Vicente Cavanna. Jan. 30, 2002.
“Accelerating High-Speed Networking with Intel® I/O Acceleration Technology”. Intel® I/O Acceleration Technology White Paper. May 2005.
“A Painless Guide to CRC Error Detection Algorithms”. Ross N. Williams. Aug. 19, 2003. http://www.ros.net/crc/download/crc—v3.txt.
“Intel® IOP332 I/O Processor with Intel XScale® Microarchitecture” http://www.intel.com/design/iio/iop332.htm. Date Unknown.
“Intel® IQ80332 Software Development and Processor Evaluation Kit”. http://www.intel.com/design/iio/devkits/iq80332.htm. Date Unknown.
“Intel® I/O Acceleration Technology”. http://www.intel.com/technology/ioacceleration/. date unknown.
U.S. Appl. No. 11/115,656, filed Apr. 26, 2005, entitled “Techniques to Provide Information Validation and Transfer” by Abhijeet Joglekar; Frank L. Berry.
U.S. Appl. No. 11/233,742, filed Sep. 23, 2005, entitled “Techniques to Determine Integrity of Information” by Ronald L. Dammann et al.
U.S. Appl. No. 11/230,720, filed Sep. 19, 2005, entitled “Techniques to Perform Prefetching of Content in Connection with Integrity Validation Value Determination” by Steven R. King and Frank L. Berry.
U.S. Appl. No. 11/384,527, filed Mar. 20, 2006, entitled “Validating Data Using Processor Instructions” by Steven R. King et al.
Chinese State Intellectual Property Office, First Office Action dated Feb. 5, 2010 in Chinese patent application No. 200680042242.0.
Taiwanese Patent Office, Office Action mailed Dec. 20, 2010 in Taiwanese patent application No. 095146431.
Intel Corporation, “Metro Ethernet: End-to-End Single Vendor Connectivity,” Apr. 7, 2005, 9 pages.
Lauritzen, Keith, et al., Technology@Intel Magazine, “Intel I/O Acceleration Technology Improves Network Performance, Reliability and Efficiency,” Mar. 2005, 11 pages.
Blern, Emily R., et al., Instruction Set Extensions for Cyclic Redundancy Check on a Multithreaded Processor, 7th Workshop on Media and Stream Processors, Dec. 12, 2005, Barcelona Spain.
U.S. Patent and Trademark Office, Restriction Requirement mailed Mar. 10, 2009 with Election filed on Apr. 8, 2009 in U.S. Appl. No. 11/384,527.
U.S. Patent and Trademark Office, Office Action mailed Aug. 20, 2009 with Response filed on Nov. 19, 2009 in U.S. Appl. No. 11/384,527.
U.S. Patent and Trademark Office, Office Action mailed Feb. 17, 2010 with Response filed on May 14, 2010 in U.S. Appl. No. 11/384,527.
Chinese Patent and Trademark Office, Office Action mailed Apr. 7, 2010 in Chinese patent application No. 2007800009844.0.
European Patent Office, Combined Search Report and Search Opinion for EPO Application No. 07758495.1 dated Apr. 29, 2010, 10 pages.
U.S. Patent and Trademark Office, Notice of Allowance issued on Aug. 18, 2010 in U.S. Appl. No. 11/384,527.
U.S. Patent and Trademark Office, Notice of Allowance issued on Dec. 9, 2010 in U.S. Appl. No. 11/384,527.
Berry Frank
King Steven R.
Kounavis Michael E.
Alphonse Fritz
Intel Corporation
Trop Pruner & Hu P.C.
LandOfFree
Performing a cyclic redundancy checksum operation responsive... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Performing a cyclic redundancy checksum operation responsive..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Performing a cyclic redundancy checksum operation responsive... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2687118