Performance visualization of delay in circuit design

Details Performance visualization of delay in circuit design Performance visualization of delay in circuit design

2008-04-10

2010-02-02

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07657857

ABSTRACT:
Methods are provided for presenting delay characteristics of a circuit design. The methods acquire routing delay data and logic delay data for each of a number of paths within the circuit design. In one method, a scatterplot of the routing delay data versus the logic delay data for each of the paths is generated and rendered. In another method, the paths are specified as being associated with modules within the circuit design. In this method, a histogram plot of the paths within each module is generated, wherein the paths within each module are identified as being dominated by routing delay or logic delay. In another embodiment, a connectivity diagram is generated to convey an amount of connectivity within modules and between modules. Each of the methods can be implemented as program instructions on a computer readable medium.

REFERENCES:
patent: 4918614 (1990-04-01), Modarres et al.
patent: 5850349 (1998-12-01), Hirai et al.
patent: 6493863 (2002-12-01), Hamada et al.
patent: 6564363 (2003-05-01), Dahl et al.
patent: 6564364 (2003-05-01), Dahl et al.
patent: 6671857 (2003-12-01), Takahashi et al.
patent: 2003/0226129 (2003-12-01), Nakagawa et al.
patent: 2005/0071795 (2005-03-01), Rushing et al.
patent: 2005/0289499 (2005-12-01), Ogawa et al.
patent: 2006/0106847 (2006-05-01), Eckardt et al.

Affiliated with

Also associated with

Rating

Performance visualization of delay in circuit design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Performance visualization of delay in circuit design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Performance visualization of delay in circuit design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4157145