Per-pin integrated circuit test system having n-bit interface

Details Per-pin integrated circuit test system having n-bit interface Per-pin integrated circuit test system having n-bit interface

1990-01-12

1992-06-30

Smith, Jerry

Excavating

371 221, G06F 1100

Patent

active

051270110

ABSTRACT:
Apparatus and method for controlling an operation of a test pin of a per-pin semiconductor device test system [10]. The apparatus includes pattern storage memory [42] for storing and for outputting information related to a state of the test pin for individual ones of a plurality of consecutive test cycles, pattern processor [14] having an input coupled to the pattern storage memory for generating for each of the test cycles words comprised of M bits, and a test pin control memory [18] having an input coupled to the output of the pattern processor for decoding each of the words into 2.sup.M or less command words. Each of the decoded command words includes a plurality of control bits. Predetermined ones of the plurality of control bits are coupled to pin driver electronics [24,28] for specifying, for each of the test cycles, at least one characteristic of an electrical signal transmitted to the test pin. The test system also includes test pin signal receiving circuitry [26] for coupling to the test pin for receiving an electrical signal therefrom. Other predetermined ones of the control bits are coupled to the receiving circuitry for specifying, for each of the test cycles, at least one operating characteristic associated with the receiving circuitry.

REFERENCES:
patent: 3873818 (1975-03-01), Barnard
patent: 4450560 (1984-05-01), Conner
patent: 4517661 (1985-05-01), Graf et al.
patent: 4608706 (1986-08-01), Chang et al.
patent: 4639919 (1987-01-01), Chang et al.
patent: 4656632 (1987-04-01), Jackson
patent: 4682330 (1987-07-01), Millham
patent: 4698800 (1987-10-01), Cavaliere et al.
patent: 4724378 (1988-02-01), Murray et al.
patent: 4727312 (1988-02-01), Fulks
patent: 4775977 (1988-10-01), Dehara
patent: 4806852 (1989-02-01), Swan et al.
patent: 4931723 (1990-06-01), Jeffrey et al.
Branson, "Integrated Pin Electronics for a VLSI Test System," IEEE Transactions on Industrial Electronics, vol. 36, No. 2, May 1989, pp. 185-191.
Damm, "High Performance Gate Arrays," High Performance Systems, Jan., 1989, pp. 58-65.
Megaone VLSI Test System.
McArdle, "A 250 MHz Advanced Test System-System Software," 1987 International Test Conference, pp. 85-93.
Waicukauski et al., "Fault Detection Effectiveness of Weighted Random Patterns," Proceedings of International Test Conference, 1988, pp. 245-249.
Chang et al., "A 250 MHz Advanced Test System," IBM General Technology Division.
Grasso et al., "A 250 MHz Test System's Timing and Automatic Calibration," IBM General Technology Division.
Gruodis et al, "250 MHz Advanced Test Systems," IEEE Design and Test of Computers, 1988, pp. 24-35.
"Advantest T3340 General Purpose VLSI Test System Product Description", Publication No. 8021435-03 Revised 9/83, Takeda Riken America, Inc. (pp. 2-27-2-29).

Affiliated with

Also associated with

Rating

Per-pin integrated circuit test system having n-bit interface does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Per-pin integrated circuit test system having n-bit interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Per-pin integrated circuit test system having n-bit interface will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1870737