Per-bit set-up and hold time adjustment for double-data rate...

Details Per-bit set-up and hold time adjustment for double-data rate... Per-bit set-up and hold time adjustment for double-data rate...

2006-10-03

2006-10-03

Hur, J. H. (Department: 2824)

Static information storage and retrieval

Read/write circuit

Signals

C365S193000, C365S233100, C365S189050

Reexamination Certificate

active

07116589

ABSTRACT:
A synchronous double-data-rate semiconductor memory device is adapted to receive write data on both the rising and falling edges of a data strobe signal derived from an externally-applied system clock. In the write path circuitry for each data pin of the device, adjustable delay elements are provided to enable the adjustment of the setup and hold times of write data applied to the data pin relative to the data strobe signal. The delays are separately adjustable for data present during the rising edge of the data strobe signal and for data present during the falling edge of the data strobe signal. The setup and hold window for write data is thus optimizable on a per-bit basis rather than a per-cycle basis. In one embodiment, a delay circuit is provided for generating delaying the rising edge data and the falling edge data by different delay intervals.

REFERENCES:
patent: 5657481 (1997-08-01), Farmwald et al.
patent: 5692165 (1997-11-01), Jeddeloh et al.
patent: 5694065 (1997-12-01), Hamasaki et al.
patent: 5813023 (1998-09-01), McLaury
patent: 5896347 (1999-04-01), Tomita et al.
patent: 5920518 (1999-07-01), Harrison et al.
patent: 6040713 (2000-03-01), Porter et al.
patent: 6130856 (2000-10-01), McLaury
patent: 6137334 (2000-10-01), Miller, Jr. et al.
patent: 6154418 (2000-11-01), Li
patent: 6166973 (2000-12-01), Shinozaki
patent: 6201424 (2001-03-01), Harrison
patent: 6229757 (2001-05-01), Nagata et al.
patent: 6282132 (2001-08-01), Brown et al.
patent: 6333875 (2001-12-01), Shinozaki
patent: 6434081 (2002-08-01), Johnson et al.
patent: 6838712 (2005-01-01), Stubbs
patent: 2002/0149992 (2002-10-01), Faue

Affiliated with

Also associated with

Rating

Per-bit set-up and hold time adjustment for double-data rate... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Per-bit set-up and hold time adjustment for double-data rate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Per-bit set-up and hold time adjustment for double-data rate... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3631716