Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2002-05-17
2003-11-11
Tokar, Michael (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S093000
Reexamination Certificate
active
06646467
ABSTRACT:
BACKGROUND OF THE INVENTION
This invention relates to programmable logic integrated circuit devices, and more particularly to constructing and operating such devices so that they are compatible with the PCI Special Interest Group's Peripheral Component Interface (“PCI”) bus signaling protocol.
The PCI Special Interest Group's PCI bus signaling protocol has become widely accepted. At present the PCI standard is a 32 bit bus with a 33 MHZ clock and stringent requirements regarding TCO (time from clock to output: no more than 11 nanoseconds), TCZ (time from clock to high impedance: no more than 11 nanoseconds), TSU (time for setup: no more than 7 nanoseconds), and THD (hold time: no more than 0 nanoseconds). To meet the PCI standard a device must therefore be able to (1) output data very rapidly following a PCI clock signal (TCO), (2) release the PCI bus very rapidly following a PCI clock signal (TCZ), (3) set up to input data very shortly before a PCI clock signal (TSU), and (4) require data to remain present no longer than arrival of a PCI clock signal (THD).
Programmable logic devices have not generally been designed to meet the PCI standard, and it is accordingly difficult or impossible for most such devices to meet that standard. It is therefore difficult or impossible for most programmable logic devices to interface with a PCI bus. This is a limitation on the usefulness of programmable logic devices which is becoming increasingly important as the PCI standard becomes more widely used.
In view of the foregoing, it is an object of this invention to provide programmable logic devices which meet PCI bus standards.
SUMMARY OF THE INVENTION
This and other objects of the invention are accomplished in accordance with the principles of the invention by providing programmable logic devices having at least some registers that are relatively closely coupled to data signal input/output pins of the device. For example, there is relatively little signal switching between (1) the input and output terminals of these registers and (2) the data input/output pins of the device. The clock signal input terminals of these registers are also relatively closely coupled to the clock signal input pin of the device (i.e., again there is little or no signal switching between the clock signal input pin of the device and the clock signal input terminals of these registers). These registers preferably supply both output data and output enable signals to tri-state drivers that drive the input/output pins. These characteristics help the device meet the PCI TCO and TCZ requirements. Programmable delay may be provided between input/output pins of the device and the data signal input terminals of adjacent registers to compensate for clock signal skew (e.g., from one side of the device to the other). This helps the device meet the PCI TSU and THD requirements.
REFERENCES:
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4642487 (1987-02-01), Carter
patent: 4677318 (1987-06-01), Veenstra
patent: 4713792 (1987-12-01), Hartmann et al.
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4772811 (1988-09-01), Fujioka et al.
patent: 4774421 (1988-09-01), Hartmann et al.
patent: 4871930 (1989-10-01), Wong et al.
patent: 4899067 (1990-02-01), So et al.
patent: 4912342 (1990-03-01), Wong et al.
patent: 5023485 (1991-06-01), Sweeney
patent: 5023606 (1991-06-01), Kaplinsky
patent: 5027315 (1991-06-01), Agrawal et al.
patent: 5073729 (1991-12-01), Greene et al.
patent: 5107153 (1992-04-01), Osaki et al.
patent: 5121006 (1992-06-01), Pedersen
patent: 5122685 (1992-06-01), Chan et al.
patent: 5132571 (1992-07-01), McCollum et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5208491 (1993-05-01), Ebeling et al.
patent: 5218240 (1993-06-01), Camarota et al.
patent: 5220214 (1993-06-01), Pedersen
patent: 5225719 (1993-07-01), Agrawal et al.
patent: RE34363 (1993-08-01), Freeman
patent: 5255203 (1993-10-01), Agrawal et al.
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5274581 (1993-12-01), Cliff et al.
patent: 5338984 (1994-08-01), Sutherland
patent: 5350954 (1994-09-01), Patel
patent: 5362999 (1994-11-01), Chiang
patent: 5371422 (1994-12-01), Patel et al.
patent: 5448186 (1995-09-01), Kawata
patent: 5455525 (1995-10-01), Ho et al.
patent: 5467029 (1995-11-01), Taffe et al.
patent: 5469003 (1995-11-01), Kean
patent: 5477178 (1995-12-01), Maki
patent: 5483178 (1996-01-01), Costello et al.
patent: 5509128 (1996-04-01), Chan
patent: 5648732 (1997-07-01), Duncan
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5841296 (1998-11-01), Churcher et al.
patent: 463746 (1992-01-01), None
patent: 630115 (1994-12-01), None
patent: WO 95/04404 (1995-02-01), None
patent: WO 95/22205 (1995-08-01), None
R. C. Minnick, “A Survey of Microcellular Research,” Journal of the Association for Computing Machinery, vol. 14, No. 2, pp. 203-241, Apr. 1967.
S. E. Wahlstrom, “Programmable Logic Arrays—Cheaper by the Milions,” Electronics, Dec. 11, 1967, pp. 90-95.
Recent Developments in Switching Theory, A. Mukhopadhyay, ed., Academic Press, New York, 1971, chapters VI and IX, pp. 229-254 and 369-422.
The Programmable Gate Array Data Book, 1988, Xilinx, Inc., San Jose, CA.
El Gamal et al., “An Architecture for Electrically Configurable Gate Arrays,” IEEE Journal of Solid-State Circuits, vol. 24, No. 2, Apr. 1989, pp. 394-398.
El-Ayat et al., “A CMOS Electrically Configurable Gate Array,” IEEE Journal of Solid-State Circuits, vol. 24, No. 3, Jun. 1989, pp. 752-762.
ACT Family Field Programmable Gate Array Databook, Apr. 1992, Actel Corporation, Sunnyvale, CA, pp. 1-35 through 1-44.
The Programmable Logic Data Book, 1994, Xilinx, Inc., San Jose, CA, pp. 2-7, 2-12, and 2-13.
“XC5000 Logic Cell Array Family, Technical Data, Advance Information,” Xilinc, Inc., Feb. 1995.
Cliff Richard G.
Heile Francis B.
Huang Joseph
Mendel David W.
Pendersen Bruce B.
Altera Corporation
Cho James
Fish & Neave
Jackson Robert B.
Tokar Michael
LandOfFree
PCI-compatible programmable logic devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with PCI-compatible programmable logic devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PCI-compatible programmable logic devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3149635