PCI bus burst transfer sizing

Details PCI bus burst transfer sizing PCI bus burst transfer sizing

2008-07-21

2010-10-12

Shin, Christopher B (Department: 2181)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S022000, C710S033000, C710S062000

Reexamination Certificate

active

07814258

ABSTRACT:
Various apparatuses, methods and systems for specifying memory transaction sizes on a PCI bus are disclosed herein. For example, some embodiments of the present invention provide apparatuses for transferring data including a PCI bus, a memory map for memory transactions performed on the PCI bus, and at least one set of control registers adapted to establish at least one window within the memory map. The set of control registers contains an address range for the at least one window within the memory map and a burst transfer size for memory transactions taking place on the PCI bus that are addressed within the address range.

REFERENCES:
patent: 5838932 (1998-11-01), Alzien
patent: 5999743 (1999-12-01), Horan et al.
patent: 6170025 (2001-01-01), Drottar et al.
patent: 6418479 (2002-07-01), Houssein et al.
patent: 6594712 (2003-07-01), Pettey et al.
patent: 6766398 (2004-07-01), Holm et al.
patent: 6820164 (2004-11-01), Holm et al.
patent: 2002/0152334 (2002-10-01), Holm et al.
patent: 2002/0199040 (2002-12-01), Irwin et al.
patent: 2005/0210163 (2005-09-01), Suzuki et al.
patent: 2008/0040526 (2008-02-01), Suzuki et al.

Affiliated with

Also associated with

Rating

PCI bus burst transfer sizing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with PCI bus burst transfer sizing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PCI bus burst transfer sizing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4185406