PCI bridge device configured for using JTAG scan for writing...

Details PCI bridge device configured for using JTAG scan for writing... PCI bridge device configured for using JTAG scan for writing...

2007-08-14

2007-08-14

Lee, Christopher E. (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

System configuring

C710S306000, C700S026000, C326S038000

Reexamination Certificate

active

10983646

ABSTRACT:
An integrated device (e.g., an integrated PCI bridge device), having configuration registers for storing configuration values, device logic for generating internal state values based on the configuration values, and a JTAG interface configured for receiving a serial input stream and outputting a serial output stream, further includes write logic and debug read logic. The write logic is configured for writing selected portions of the serial input stream into respective selected ones of the configuration registers, based on a detected input indicating a JTAG-based override. The debug read logic is configured, in response to a detected debug mode, for outputting selected internal state values for the serial output stream, based on selection values from the serial input stream and having been stored in a prescribed at least one of the selected configuration registers.

REFERENCES:
patent: 5282271 (1994-01-01), Hsieh et al.
patent: 5343478 (1994-08-01), James et al.
patent: 5428800 (1995-06-01), Hsieh et al.
patent: 6044025 (2000-03-01), Lawman
patent: 6125463 (2000-09-01), Macchi
patent: 6145100 (2000-11-01), Madduri
patent: 6185732 (2001-02-01), Mann et al.
patent: 6262596 (2001-07-01), Schultz et al.
patent: 6429682 (2002-08-01), Schultz et al.
patent: 6567932 (2003-05-01), Edwards et al.
patent: 6614259 (2003-09-01), Couts-Martin et al.
patent: 6662314 (2003-12-01), Iwata et al.
patent: 6748456 (2004-06-01), Stanton et al.
patent: 6883109 (2005-04-01), Erickson et al.
patent: 6918027 (2005-07-01), Mantey et al.
patent: 6948147 (2005-09-01), New et al.
patent: 6965675 (2005-11-01), Trimberger et al.
patent: 6973588 (2005-12-01), DeMeo et al.
patent: 6981153 (2005-12-01), Pang et al.
patent: 6983441 (2006-01-01), Wescott
patent: 7000161 (2006-02-01), Allen et al.
patent: 7007099 (2006-02-01), Donati et al.
patent: 7017081 (2006-03-01), Gomez
patent: 7047467 (2006-05-01), Khu et al.
patent: 7058177 (2006-06-01), Trimberger et al.
patent: 7058856 (2006-06-01), Shinmori
patent: 7069477 (2006-06-01), Bland et al.
patent: 7078929 (2006-07-01), Draper et al.
patent: 7089140 (2006-08-01), McKenzie et al.
patent: 7117372 (2006-10-01), Trimberger et al.
patent: 7117373 (2006-10-01), Trimberger et al.
patent: 7134025 (2006-11-01), Trimberger
patent: 7162644 (2007-01-01), Trimberger
patent: 2004/0103341 (2004-05-01), DeMeo et al.
patent: 2004/0133771 (2004-07-01), King et al.
patent: 2004/0225783 (2004-11-01), Erickson et al.
“IEEE Standard Test Access Port and Boundary-Scan Architecture”, IEEE Std 1149-1-2001, Jul. 23, 2001, IEEE, New York.
Patavalis, “A Brief Introduction to the JTAG Boundary Scan Interface”, <http://www.inaccessnetworks.com/projects/ianjtag/jtag-intro/jtag-intro.html>, Nov. 8, 2001, pp. 1-5, Athens.
“AMD-8131™ HyperTransport™ PCI-X® Tunnel Data Sheet”, 24637 Rev 3.02, Aug. 10, 2004.

Affiliated with

Also associated with

Rating

PCI bridge device configured for using JTAG scan for writing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with PCI bridge device configured for using JTAG scan for writing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PCI bridge device configured for using JTAG scan for writing... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3887797