Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
2005-07-22
2008-12-16
Rinehart, Mark (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C710S113000, C710S116000
Reexamination Certificate
active
07467245
ABSTRACT:
A bus arbiter that ensures high priority transfers complete and allows high-priority data transfers with specific latency requirements, such as 802.11 requirements, to be prioritized above data transfers with lower latency requirements. As an example, the arbiter closely manages all transactions and guarantees sufficient latencies by pre-empting lower-priority data transfers with higher priority data transfers. All devices on the bus are configured with a latency timer setting of zero or a non-zero value which guarantees required data transfer latencies are met which means that any device will terminate bus-master transfers quickly upon the bus grant signal being de-asserted. To ensure a transfer completes, bus grant for the priority transfer is asserted until entire data transfer completion is imminent, enabling transfers, such as high priority transfers, to complete uninterrupted.
REFERENCES:
patent: 4953081 (1990-08-01), Feal et al.
patent: 5361370 (1994-11-01), Sprague et al.
patent: 5438666 (1995-08-01), Craft et al.
patent: 5802330 (1998-09-01), Dutton
patent: 5805905 (1998-09-01), Biswas et al.
patent: 5841778 (1998-11-01), Shaffer et al.
patent: 5862353 (1999-01-01), Revilla et al.
patent: 5862355 (1999-01-01), Logsdon
patent: 5915104 (1999-06-01), Miller
patent: 5956493 (1999-09-01), Hewitt et al.
patent: 6188699 (2001-02-01), Lang et al.
patent: 6463488 (2002-10-01), San Juan
patent: 6463490 (2002-10-01), Wang et al.
patent: 6516369 (2003-02-01), Bredin
patent: 6693914 (2004-02-01), Jones et al.
patent: 6704821 (2004-03-01), Scandurra et al.
patent: 6721833 (2004-04-01), Lai et al.
patent: 6889276 (2005-05-01), Brown
patent: 6961793 (2005-11-01), Kato
patent: 6973520 (2005-12-01), Drerup et al.
patent: 7035277 (2006-04-01), Batcher
patent: 7099671 (2006-08-01), Liang
patent: 7099968 (2006-08-01), Rengarajan
patent: 7155631 (2006-12-01), Kiriake
patent: 7190974 (2007-03-01), Efland et al.
patent: 2003/0231655 (2003-12-01), Kelton et al.
patent: 2004/0122985 (2004-06-01), Parra et al.
patent: 2006/0282560 (2006-12-01), Bell et al.
PCI Special Interest Group, PCI Local Bus Specification, Dec. 18, 1998, PCI-SIG, Revision 2.2, pp. 68-88.
Cisco Technology Inc.
Cleary Thomas J
Rinehart Mark
Tucker Ellis & West LLP
LandOfFree
PCI arbiter does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with PCI arbiter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PCI arbiter will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4032855