Electrical computers and digital processing systems: support – Computer power control – Power conservation
Reexamination Certificate
2000-09-22
2004-01-06
Auve, Glenn A. (Department: 2833)
Electrical computers and digital processing systems: support
Computer power control
Power conservation
C713S300000, C713S001000
Reexamination Certificate
active
06675303
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a PC card controller having advanced power management and register reset capabilities. More particularly, the present invention relates to a PC card controller that support register reset capabilities for advanced power management modes. Particular utility of the present invention is a cardbus controller supporting advanced power management capabilities for a plurality of expansion cards for portable computer devices; although other utilities are contemplated herein.
2. Description of Related Art
Conventionally, prior to power management specifications, PCI devices in portable notebook computers supported the following power states: (1) power on state, (2) power off state, (3) low power (sleep) state accomplished by turning off internal clock signals and (4) a suspended state by powering off most of the system power. However, this approach has numerous limitations. For example, a device which has an internal clock (for example, an internal PLL generated clock) may take an extended time to bring the clock back on to a powered state before the device can be accessed. Also, since the operating system (OS) normally has no data about the status of various devices, the OS may falsely interpret the timed out device as failed.
FIG. 1
depicts conventional registers
12
,
14
and
16
of a conventional Cardbus controller
10
. Conventional registers include: PCI configuration registers
12
that provide interface information between the controller
10
and a PCI bus, Cardbus control registers
14
that generate internal instructions and commands for cardbus control, and proprietary registers
16
(implemented by the specific design manufacturer of the controller which may include general I/O registers, specific pinout registers, etc.). In the conventional controller
10
, a PCI reset signal is used to reset registers
12
,
14
and
16
. In conventional cardbus controllers, numerous cardbus devices could not be put into a power saving mode at all since these controllers do not support power management specifications.
To remedy these defects, Microsoft Corporation defined a series of protocols known as the ACPI (Advanced Configuration and Power Interface Specifications). Likewise, the PCI committee defined the PCI power management specification to tackle these problems. To be harmonious with the specifications, the PCMCIA committee (also based on the PCI power management specification) defined the cardbus power management specification so that most of the PCI devices (including cardbus controllers) used in portable computers are modified to adapt advanced power management specifications.
In the PCI power management specification, the PCI bus is defined into D
0
, D
1
, D
2
, D
3
_HOT and D
3
_COLD states. Legacy PCI devices typically automatically support D
0
(power on) and D
3
_COLD (power off) states. The D
1
, D
2
and D
3
_HOT states are varying levels of power saving states advanced under these specifications. In general, the D
1
states consumes less power than the D
0
state, the D
2
state consumes less power than the D
1
state, and so on. Included in the PCI power management specifications is a new power supply, commonly known as AUXVCC which is added in the D
3
_COLD state. The AUX VCC is a new power definition which can be used to maintain certain logic when the main source, known as PCI VCC, is in an off state. Thus, AUX VCC was added to maintain certain logic at a predefined minimum value while permitting the rest of the system to be turned off. To maintain certain information in certain registers, AUX VCC supplies power to these registers to permit wake up and identification when the system is switched from D
3
_COLD state to D
0
state. To properly wake up the system from a D
3
_COLD state back to a D
0
state, some of the power management and proprietary registers need to maintain data therein to instruct the operating system properly, so that upon a wake up command the operating system can identify which device has instructed a wake up.
When the controller receives a request to wake up from the D
3
_COLD state back to the D
0
state, the AUX VCC signal permits the appropriate power management registers to remain active and process this request. Thus, the operating system receives the proper information from the devices seeking this request. In conventional cardbus controllers, the power management and proprietary registers block system resets when the requesting devices goes from a D
3
_COLD state (to another state) by checking the power state registers. However, if the system is powered up from a total power off state, cardbus devices have difficulty determining whether the data contained in the power state registers are correct, or just random values. A typical example in the cardbus controller is the cardbus socket power registers. Since there are different types of PC cards, and if the socket power is not initialized correctly, the controller may erroneously apply a 5 volt power to a 3 volt card, which can damage the card before the bios determines the error. Thus, there is a recognized need to properly reset the power management and proprietary registers when the system is powered up from a total power off state.
The simplest way to accomplish a power up reset would be to provide an additional pin on the controller and use that as a global reset of the appropriate registers. However, this requires a pin assignment change. Given the vast amount of installations of cardbus controllers in computer systems, this would be an undesirable fix since it would require wiring and tooling changes to accommodate the additional pin. Moreover, cardbus controller technology is a mature technology, and different manufacturers implement different pin configurations and most of the pins are multiplexed to perform different functions so that pin out arrangements are at a minimum. Thus, there is a need to provide a cardbus controller that includes power on reset capabilities to reset the PCI and cardbus power management registers and proprietary registers without any changes in pin assignments or wiring layouts.
SUMMARY OF THE INVENTION
Accordingly, it is an overall object of the present invention to provide a cardbus controller that supports advanced power management specifications without requiring additional pinout arrangement or reassignment of pin functionality, so that the controller of the present invention can be implemented in current computer system without a the need for retooling or re-layout of system board circuitry and wiring diagrams.
It is one object of the present invention to provide a cardbus controller that includes power on reset circuitry to reset power management enable (PME) registers during a reset period, thereby ensuring that these registers correctly identify the power management capabilities of the controller.
It is another object of the present invention to provide a cardbus controller that includes blocking circuitry to block conventional reset signals from resetting power management registers after an initial reset period.
Broadly, the present invention provides a PC card controller, comprising power management enable (PME) registers, a trigger signal that changes state when power is first applied to the power management enable registers, and power on reset circuitry that receives the trigger signal and generates a first reset signal to reset the PME registers when power is first applied to the PME registers.
In one exemplary embodiment, the present invention also provides a CardBus controller, comprising power management enable (PME) registers; PCI and CardBus power management registers; a trigger signal that changes state when power is first applied to the PME, PCI and Cardbus registers; and power on reset circuitry receiving the trigger signal and generating a first reset signal to reset the PME registers.
In preferred embodiments, the present invention includes blocking circuitry that receives a conventional reset signal for the PCI and CardBus registers, and
Huang Yishao Max
Koilada Rajesh B.
Lam James
Li Jeng-Luen Allen
2Micro International Limited
Auve Glenn A.
Chung Trans X.
Grossman Tucker Perreault & Pfleger PLLC
LandOfFree
PC card controller with advanced power management reset... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with PC card controller with advanced power management reset..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PC card controller with advanced power management reset... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3228928